Transistor formation for semiconductor devices

Details Transistor formation for semiconductor devices Transistor formation for semiconductor devices

2002-06-03

2004-08-31

Pham, Long (Department: 2814)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S199000, C438S275000, C438S299000

Reexamination Certificate

active

06784062

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to a semiconductor device and fabrication thereof and, more particularly, to transistor formation in a semiconductor device and fabrication thereof.
BACKGROUND OF THE INVENTION
Semiconductor devices, including logic devices, embedded memory devices and memory devices, utilize Field Effect Transistors (FETs), which may use both N+ and P+ doped polysilicon gates. However, using both types of transistor gates in the same device creates challenges in the fabrication process. Many memory devices utilize both N+ and P+ polysilicon gates and thus exhibit fabrication issues that require attention to obtain quality devices at the lowest production price possible.
For example, during Static Random Access Memory (SRAM) fabrication, when both N+ and P+ polycrystalline silicon (or germanium) are used as the transistor gate electrodes (known in the art as wordline gate electrodes), it is difficult to form good wordline etch profiles for both N-channel and P-channel transistors without pitting the silicon substrate, due to the different etching characteristics of a P-type doped polysilicon versus an N-type doped polysilicon.
The difficulty increases when thinner gate oxide is used fabricate smaller geometric devices. Furthermore, if a Self Aligned Contact (SAC) etch is desired to open access to the source/drain areas of the transistor, it requires a tall wordline stack with an oxide
itride cap deposited on top of the wordline gate electrodes. The taller wordline stack used for a process flow with SAC etch makes it more difficult to etch than process flows that use a salicide process due to the higher aspect ratio during the etch process. For example, the SAC etch has to etch through the entire gate stack comprising an oxide (or nitride) cap, a WSi
x
(or W) layer and a polysilicon layer. On the other hand a silicide process needs to only etch through a polysilicon layer.
The present invention comprises a method to form transistors with highly desirable transistor gate profiles.
SUMMARY OF THE INVENTION
A significant focus of an exemplary implementation of the present invention includes a method of forming transistors, such as p-channel and n-channel devices, during v semiconductor fabrication.
An exemplary implementation of the present invention comprises a semiconductor fabrication method of forming a pair of transistor gates of opposite conductivity type by partially forming first and second gate stacks comprising an insulation layer, a conductive layer and polysilicon layer for the pair of transistor by removing a portion of the polysilicon layer. The polysilicon layer includes a dominant region of first-type conductive dopants and a dominant region of second-type conductive dopants. A first-type conductive transistor gate is formed by, completing the formation of the first gate stack and a second-type conductive transistor gate is formed by completing the formation of the second gate stack separately from the formation of the first-type transistor gate.


REFERENCES:
patent: 5094712 (1992-03-01), Becker et al.
patent: 6110782 (2000-08-01), Chu et al.
patent: 6136211 (2000-10-01), Qian et al.
patent: 6232162 (2001-05-01), Kao
patent: 6461908 (2002-10-01), Stolk et al.
patent: 2001/0046740 (2001-11-01), Kim et al.
K. Kasai et al. W/WN/Poly-Si Gate Technology for Future High Speed Deep Submicron CMOS LSIs. IEDM 1994, pp. 497-500.*
R. Malik et al. W/WN?Poly Gate Implementation for Sub-130 nm Vertical Cell DRAM. Symposium on VLSI Technology Dig. of Technical Papers 2001, pp. 31-32.*
S. Wol. et al. Silicon Processing for the VLSI Era, vol. 1, pp. 557-558, vol. 3, pp. 309-311.

Affiliated with

Also associated with

Rating

Transistor formation for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor formation for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor formation for semiconductor devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3357003