Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-02-27
2004-06-08
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S303000, C438S595000, C438S757000
Reexamination Certificate
active
06746924
ABSTRACT:
BACKGROUND OF INVENTION
The present invention relates generally to a method of forming an asymmetric extension MOSFET (metal oxide semiconductor field effect transistor) using a drain side spacer, and more particularly to a method of forming an asymmetric extension MOSFET using a drain side spacer which allows a choice of source and drain sides for each individual MOSFET device and also allows an independent design or tuning of the source and drain extension implant dose as well as its spacing from the gate.
Asymmetric MOSFET devices are known MOSFET devices wherein the source and drain regions are not symmetrically doped because of different implant dosages or because of asymmetric source and drain extension implant relative to the gate channel conductor.
Asymmetric MOSFET devices are known to provide advantages of increased drive currents and reduced parities. Asymmetric extension and halo devices can be fabricated by using angled implants and by using the gate to mask the source or drain region. This prior art method of fabrication does not allow independent definition of the source and drain regions for each device which is critical for efficient circuit design. Also, using angled implants and using thick photoresist shading on the drain or source side is not very desirable for fabricating devices with an asymmetric extension.
SUMMARY OF INVENTION
The present invention provides a method of forming an asymmetric extension MOSFET by using a drain side spacer which allows a choice of source and drain sides for each individual MOSFET device and also allows an independent design or tuning of the source and drain extension implant dose as well as its spacing from the gate.
The method starts with a semiconductor device produced by art known techniques and having a substrate on which gate conductors separate source regions and drain regions, with an oxide layer formed over the gate conductors, the source regions and the drain regions, and a nitride layer formed over the oxide layer. A photoresist mask is formed over at least a portion of each drain region, followed by an angled ion implant during which the photoresist mask and the gate conductor shield the nitride layer over at least a portion of the drain region and on at least one sidewall of the gate conductor from damage by the angled ion implant which selectively damages portions of the nitride layer unprotected by the photoresist mask and the gate conductor. Then damaged portions of the nitride layer are removed while leaving undamaged portions of the nitride layer as a nitride mask to protect at least a portion of each drain region and at least one gate sidewall from a subsequent dopant implant which is performed into the source regions and the drain regions while using the undamaged portions of the nitride layer as a mask to form the asymmetric extension MOSFET device.
The present invention allows a drain region to be defined on either side of the device and provides a spacer on the drain side of the device.
REFERENCES:
patent: 5900666 (1999-05-01), Gardner et al.
patent: 5904529 (1999-05-01), Gardner et al.
patent: 5936277 (1999-08-01), Takeuchi
patent: 5960291 (1999-09-01), Krivokapic
patent: 5963809 (1999-10-01), Duane et al.
patent: 6140186 (2000-10-01), Lin et al.
patent: 6168999 (2001-01-01), Xiang et al.
patent: 6200863 (2001-03-01), Xiang et al.
patent: 6200864 (2001-03-01), Selcuk
patent: 6207516 (2001-03-01), Tang
patent: 6406964 (2002-06-01), Wristers et al.
patent: 6429084 (2002-08-01), Park et al.
patent: 59188914 (1984-10-01), None
patent: 5-211161 (1993-08-01), None
patent: 10-270677 (1998-10-01), None
patent: 2000031267 (2000-01-01), None
patent: 2000-216384 (2000-08-01), None
patent: WO96/19010 (1996-06-01), None
Lee Byoung H.
Mocuta Anda C.
Abate Esq. Joseph P.
Fourson George
International Business Machines - Corporation
Scully Scott Murphy & Presser
LandOfFree
Method of forming asymmetric extension mosfet using a drain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming asymmetric extension mosfet using a drain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming asymmetric extension mosfet using a drain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3343142