Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-08-22
2004-02-03
Lebentritt, Michael S. (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S303000, C438S595000, C438S596000
Reexamination Certificate
active
06686247
ABSTRACT:
BACKGROUND
1. Field
Embodiments of the invention relate to circuit devices and the manufacture of device contacts.
2. Background
Access to and operation of devices (e.g., transistors, resistors, capacitors) on a substrate, such as circuit devices on a semiconductor (e.g., silicon) substrate is provided by contacts to the devices. During manufacture or forming of, for example, Metal Oxide Semiconductor (MOS) transistor semiconductor devices, it is important to assure gate contacts are not electrically short circuited (“shorted”) to junction regions (e.g., doped or source/drain region) within an active area. As a consequence, current techniques require placement of gate contacts to be spaced a distance away from active regions to avoid shorting to adjacent source/drains. For example, polysilicon gate contacts for memory cells (e.g., Static Random Access Memory (SRAM) or flash memory) are formed over the field region because gate electrodes are so narrow that a minor contact mask mis-alignment in the active region may result in shorting the gate contact to a source/drain.
What is needed is a technique for making contact to polysilicon gate layers on top of memory cell active regions, without restriction of proximity to source-drains regions.
REFERENCES:
patent: 4964143 (1990-10-01), Haskell
patent: 5268330 (1993-12-01), Givens et al.
patent: 5547900 (1996-08-01), Lin
patent: 5652176 (1997-07-01), Maniar et al.
patent: 5763312 (1998-06-01), Jeng et al.
patent: 5930672 (1999-07-01), Yamamoto
patent: 5953613 (1999-09-01), Gardner et al.
patent: 5976939 (1999-11-01), Thompson et al.
patent: 6025255 (2000-02-01), Chen et al.
patent: 6033962 (2000-03-01), Jeng et al.
patent: 6124191 (2000-09-01), Bohr
patent: 6194784 (2001-02-01), Parat et al.
patent: 6251721 (2001-06-01), Kanazawa et al.
patent: 6281062 (2001-08-01), Sanchez
patent: 6316349 (2001-11-01), Kim et al.
patent: 6326270 (2001-12-01), Lee et al.
patent: 6335279 (2002-01-01), Jung et al.
patent: 6503818 (2003-01-01), Jang
patent: 6528413 (2003-03-01), Hashimi
patent: 6576948 (2003-06-01), Hofmann et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lebentritt Michael S.
LandOfFree
Self-aligned contacts to gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned contacts to gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned contacts to gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3318654