Source/drain extension fabrication process with direct...

Details Source/drain extension fabrication process with direct... Source/drain extension fabrication process with direct...

2002-07-18

2004-03-23

Elms, Richard (Department: 2824)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S230000, C438S231000, C438S232000, C438S301000, C438S305000

Reexamination Certificate

active

06709938

ABSTRACT:

FIELD OF THE INVENTION
This invention focuses on the improvement of source/drain extension fabrication process in Complementary Metal Oxide Semiconductor (CMOS) devices.
BACKGROUND OF THE INVENTION
Complementary Metal Oxide Semiconductor (CMOS) devices have found wide use in the electronics industry. These devices include both NMOS and PMOS transistors to form the logic elements. These devices have source/drain MDD (Medium Doped Drain) extension implants. These extension implants may also be High Doped Drain (HDD) implants. The devices may include on the same wafer both low voltage (LV) and high voltage (HV) MOS transistors. For example see Hutter et al. U.S. Pat. No. 5,472,887, incorporated herein by reference. More on fabrication according to the prior art is found in the text edited by S. M. Sze entitled “VLSI Technology Second Edition” published by Mc Graw Hill.
Referring to
FIG. 1
there is illustrated the conventional CMOS source/drain MDD extension process. The gate electrode is defined by growing a thin silicon dioxide layer over the silicon base and then the deposition of a polysilicon film (2000 Angstroms for example) over the wafer. The wafer is then patterned and etched forming the gate electrode as represented by stage
101
. The second stage
102
is a growth of a poly oxide film covering the entire wafer. The next step
103
is NMOS MDD implant of high voltage NMOS transistors (NMDD2+). The implant is annealed with heat diffusing the implant under the poly oxide in the silicon base. A photoresist is placed to protect the NMOS transistor areas leaving open the PMOS areas. This is represented by stage
104
.
The next step is to implant the area that defines the core PMOS transistors. PMOS MDD implant is then performed as represented by stage
105
with the implant under the poly oxide grown in stage
102
on the silicon base on either side of the gate. The PMOS transistor regions are then covered with a photoresist to protect from the low voltage NMOS implant in stage
107
. This is represented by stage
106
. Stage
107
illustrates the low voltage NMOS MDD implant. After the NMOS MDD implant the wafer is annealed. as represented by stage
107
. This is then covered with a photoresist as represented by stage
108
.
SUMMARY OF THE INVENTION
In accordance with an embodiment of the present invention, a process for forming a CMOS source/drain extension includes implanting NMOS area directly on either side of the gates without an oxide layer then deposit cap oxide layer followed by dry etching PMOS device areas with a dry etch to remove cap oxide from the silicon base but leaving cap oxide on the side walls before implanting the PMOS device areas.


REFERENCES:
patent: 6521502 (2003-02-01), Yu

Affiliated with

Also associated with

Rating

Source/drain extension fabrication process with direct... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Source/drain extension fabrication process with direct..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source/drain extension fabrication process with direct... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3274308