Static information storage and retrieval – Read/write circuit – Precharge
Patent
1997-10-23
1999-08-17
Nguyen, Tan T.
Static information storage and retrieval
Read/write circuit
Precharge
3652335, G11C 700
Patent
active
059403373
ABSTRACT:
A self timed memory address control circuit is described. A Y address signal is pre-decoded and then latched. Address transition detection circuits coupled to X and Y address lines output a pulse to an equalization circuit whenever one of the corresponding address signals change. The WEB address detection circuit outputs a pulse when the WEB signal switches high. When the equalization circuit receives one of these pulses it generates an output pulse to an equalization transistor that is coupled between two local I/O bus lines. The equalization circuit output pulse turns on this transistor to equalize the local I/O bus lines so as to prevent data from being written with them. The equalization circuit also outputs a pulse to a clock generator circuit. The clock generator circuit generates a clock signal which clocks the latch. This causes the latch to couple the pre-decoded output signals to a decoder. The decoder then combines the pre-decoded address signals with other control signals. The decoder then activates the appropriate column select lines. Shortly thereafter the equalization pulse switches low, and a write pulse signal switches high to write data into the selected memory cell. This ensures that at the end of a write operation, when the Y address changes and WEB changes from low to high, the column select will change only after the equalization signal is asserted. The equalization pulse remains high to keep the local I/O bus lines equalized until after the write pulse has switched low. This thereby avoids the uncertainty in the matched delay requirements between the equalization signals and the decoded address signals of conventional asynchronous memory devices and prevents data from being improperly written into the memory address for the subsequent cycle.
REFERENCES:
patent: 4658381 (1987-04-01), Reed et al.
patent: 4996671 (1991-02-01), Suzuki et al.
patent: 5062082 (1991-10-01), Choi
patent: 5091889 (1992-02-01), Hamano et al.
patent: 5229966 (1993-07-01), Uhsawa et al.
patent: 5331595 (1994-07-01), Inoue
patent: 5343432 (1994-08-01), Matsuo et al.
patent: 5479374 (1995-12-01), Kobayashi et al.
patent: 5548560 (1996-08-01), Stephens, Jr. et al.
patent: 5825693 (1998-10-01), Lee et al.
patent: 5835440 (1998-11-01), Manning
Integrated Silicon Solution Inc.
Nguyen Tan T.
Williams Gary S.
LandOfFree
Method and apparatus for controlling memory address hold time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling memory address hold time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling memory address hold time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-321442