Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-05-20
2003-10-28
Fahmy, Wael (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S353000
Reexamination Certificate
active
06639268
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and in particular to Flash memory with ultra thin vertical body transistors.
BACKGROUND OF THE INVENTION
Semiconductor memories, such as dynamic random access memories (DRAMs), are widely used in computer systems for storing data. A DRAM memory cell typically includes an access field-effect transistor (FET) and a storage capacitor. The access FET allows the transfer of data charges to and from the storage capacitor during reading and writing operations. The data charges on the storage capacitor are periodically refreshed during a refresh operation.
Memory density is typically limited by a minimum lithographic feature size (F) that is imposed by lithographic processes used during fabrication. For example, the present generation of high density dynamic random access memories (DRAMs), which are capable of storing 256 Megabits of data, require an area of 8F
2
per bit of data. There is a need in the art to provide even higher density memories in order to further increase data storage capacity and reduce manufacturing costs. Increasing the data storage capacity of semiconductor memories requires a reduction in the size of the access FET and storage capacitor of each memory cell. However, other factors, such as subthreshold leakage currents and alpha-particle induced soft errors, require that larger storage capacitors be used. Thus, there is a need in the art to increase memory density while allowing the use of storage capacitors that provide sufficient immunity to leakage currents and soft errors. There is also a need in the broader integrated circuit art for dense structures and fabrication techniques.
Flash memory cells are one possible solution for high density memory requirements. Flash memories include a single transistor, and with high densities would have the capability of replacing hard disk drive data storage in computer systems. This would result in delicate mechanical systems being replaced by rugged, small and durable solid-state memory packages, and constitute a significant advantage in computer systems. What is required then is a flash memory with the highest possible density or smallest possible cell area.
The continuous scaling, however, poses problems even for flash memories since the single transistor in the flash memory has the same design rule limitations of conventional MOSFET technology. That is, the continuous scaling to the deep sub-micron region where channel lengths are less than 0.1 micron, 100 nm, or 1000 Å causes significant problems in the conventional transistor structures. As shown in
FIG. 1
, junction depths should be much less than the channel length of 1000 Å, or this implies junction depths of a few hundred Angstroms. Such shallow junctions are difficult to form by conventional implantation and diffusion techniques. Extremely high levels of channel doping are required to suppress short-channel effects such as drain-induced barrier lowering; threshold voltage roll off, and sub-threshold conduction. Sub-threshold conduction is particularly problematic in MOSFET technology as it reduces the charge storage retention time on the capacitor cells. These extremely high doping levels result in increased leakage and reduced carrier mobility. Thus making the channel shorter to improve performance is negated by lower carrier mobility.
Therefore, there is a need in the art to provide improved flash memory densities while avoiding the deleterious effects of short-channel effects such as drain-induced barrier lowering; threshold voltage roll off, and sub-threshold conduction, increased leakage and reduced carrier mobility. At the same time charge storage retention time must be maintained.
SUMMARY OF THE INVENTION
The above mentioned problems with semiconductor memories and other problems are addressed by the present invention and will be understood by reading and studying the following specification. Systems and methods are provided for transistors with ultra thin bodies, or transistors where the surface space charge region scales down as other transistor dimensions scale down.
In one embodiment of the present invention, the Flash memory includes an array of memory cells including floating gate transistors. Each floating gate transistor includes a pillar extending outwardly from a semiconductor substrate. The pillar includes a single crystalline first contact layer and a second contact layer vertically separated by an oxide layer. A single crystalline vertical transistor is formed along side of the pillar. The single crystalline vertical transistor includes an ultra thin single crystalline vertical body region which separates an ultra thin single crystalline vertical first source/drain region and an ultra thin single crystalline vertical second source/drain region. A floating gate opposes the ultra thin single crystalline vertical body region, and a control gate separated from the floating gate by an insulator layer.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
REFERENCES:
patent: 5460988 (1995-10-01), Hong
patent: 5696008 (1997-12-01), Tamaki et al.
patent: 5874760 (1999-02-01), Burns, Jr. et al.
patent: 5936274 (1999-08-01), Forbes et al.
patent: 5973352 (1999-10-01), Noble
patent: 5973356 (1999-10-01), Noble et al.
patent: 5991225 (1999-11-01), Forbes et al.
patent: 6072209 (2000-06-01), Noble et al.
patent: 6124729 (2000-09-01), Noble et al.
patent: 6143636 (2000-11-01), Forbes et al.
patent: 6150687 (2000-11-01), Noble et al.
patent: 6153468 (2000-11-01), Forbes et al.
patent: 6238976 (2001-05-01), Noble et al.
patent: 6377070 (2002-04-01), Forbes
patent: 6424001 (2002-07-01), Forbes et al.
patent: 2002/0109138 (2002-08-01), Forbes
Hergenrother, J..M. ,“The Vertical Replacement-Gate (VRG) MOSFET: A 50nm Vertical MOSFET with Lithography-Independent Gate Length”,IEEE, (1999),pp. 75-78.
Kalavade, P..,et al. ,“A Novel sub-10nm Transistor”,IEEE Device Research Conference, Denver, Co.,(2000),pp. 71-72.
Xuan, P..,et al. ,“60nm Planarized Ultra-thin Body Solid Phase Epitaxy MOSFETs”,IEEE Device Research Conference, Denver, CO,(2000),pp. 67-68.
Ahn Kie Y.
Forbes Leonard
Fahmy Wael
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Weiss Howard
LandOfFree
Flash memory with ultra thin vertical body transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory with ultra thin vertical body transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory with ultra thin vertical body transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3172272