Electronic digital logic circuitry – Significant integrated structure – layout – or layout...
Reexamination Certificate
2000-09-11
2003-06-03
Le, Don (Department: 2819)
Electronic digital logic circuitry
Significant integrated structure, layout, or layout...
C326S047000, C327S297000, C327S295000, C713S401000, C716S030000
Reexamination Certificate
active
06573757
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for signal matching generally and, more particularly, to a method and/or architecture for signal matching in integrated circuits (ICs) and/or printed circuit boards (PCBs).
BACKGROUND OF THE INVENTION
Referring to
FIG. 1
, a diagram of a conventional system
10
for signal line matching is shown. The system
10
generally comprises an output pin
12
and a number of input pins
14
a
-
14
n
. Each of the input pins is connected to a common trace
16
by a number of traces
18
a
-
18
n
. To compensate for various board layouts, the various traces
18
a
-
18
n
may be implemented in a variety of manners such as a meander (or serpentine) and/or other manners. For example, the trace
18
a
is farther from the output pin
12
than, for example, the trace
18
d
. For the entire distance between the output pin
12
to the input pin
14
d
to be equal to the other traces
18
a
-
18
n
, the trace
18
d
must be made longer, by adding additional trace length (i.e., the meander sections). The meander sections of the traces
18
a
-
18
n
provide a generic distance from the output pin
12
to each of the input pins
14
a
-
14
n
, respectively.
Another conventional approach for signal line matching is disclosed by U.S. Pat. No. 4,812,684. The conventional approach of U.S. Pat. No. 4,812,684 discloses a scheme implementing a number of intermediate buffers. However, such intermediate buffers add considerable additional circuit design.
Another conventional approach for signal line matching is disclosed by U.S. Pat. No. 5,109,168. The conventional approach of U.S. Pat. No. 5,109,168 discloses a number of signal lines that are split architecturally. Since the signals turn 90 degrees and tend to form a loop, increased inductance can be experienced. Increased inductance can limit high frequency operation and can create ground bounce according to the equation L*di/dt, where i is current and t is time. Since low inductance is important for high frequency applications, the split architecture approach is not ideal.
Another conventional approach for signal line matching is disclosed by U.S. Pat. No. 5,410,491. The conventional approach of U.S. Pat. No. 5,410,491 implements complicated algorithms to balance various branches. Such an implementation increases complexity and associated errors. Additionally, U.S. Pat. No. 5,410,491 is similar to U.S. Pat. No. 5,109,168 and requires additional circuitry.
Conventional methods of matching signal lines can be performed by meandering tracks to match physical lengths of signal lines or by adding stubs to match capacitances of variable length signal lines. The meanders are implemented to keep distance from the output pin
12
to each of the input pins
14
a
-
14
n
identical. The conventional meanders and/or addition of stubs is time consuming, untidy and is not methodical.
It is therefore desirable to provide a signal matching device that may be implemented with low inductance, which may enable high frequency chips, such as clock chips with tight skew parameters and/or specifications to be implemented properly. Additionally, low inductance may also reduce setting times of the output signals.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising an output connected to a plurality of inputs through a tree of connections. Each of one or more branches of the tree may be equidistant between the output and each of the plurality of inputs.
The objects, features and advantages of the present invention include providing a method and/or architecture for signal matching in integrated circuits (ICs) and/or printed circuit boards (PCBs) that may (i) implement meanders to keep all signal paths equidistant, (ii) match signal lines to any number of inputs from a single output, (iii) implement splits that travel an equal distance before they split again to guarantee equidistant lines, and/or (iv) implement all lines in a methodical manner, ensuring clarity, ease of construction and saving production time.
REFERENCES:
patent: 4419739 (1983-12-01), Blum
patent: 4482826 (1984-11-01), Ems et al.
patent: 4503490 (1985-03-01), Thompson
patent: 4694403 (1987-09-01), Nomura
patent: 4714924 (1987-12-01), Ketzler
patent: 4812684 (1989-03-01), Yamagiwa et al.
patent: 4926066 (1990-05-01), Maini et al.
patent: 5010493 (1991-04-01), Matsumoto et al.
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5109168 (1992-04-01), Rusu
patent: 5140184 (1992-08-01), Hamamoto et al.
patent: 5172330 (1992-12-01), Watanabe
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5239215 (1993-08-01), Yamaguchi
patent: 5293626 (1994-03-01), Priest et al.
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5402356 (1995-03-01), Schaefer et al.
patent: 5410491 (1995-04-01), Minami
patent: 5519351 (1996-05-01), Matsumoto
patent: 5557779 (1996-09-01), Minami
patent: 5686845 (1997-11-01), Erdal et al.
patent: 5691662 (1997-11-01), Soboleski et al.
patent: 5784600 (1998-07-01), Doreswamy et al.
patent: 5831459 (1998-11-01), McDonald
patent: 5838581 (1998-11-01), Kuroda
patent: 5849610 (1998-12-01), Zhu
patent: 5963728 (1999-10-01), Hathaway et al.
patent: 6006025 (1999-12-01), Cook et al.
patent: 6088254 (2000-07-01), Kermani
patent: 6204713 (2001-05-01), Adams et al.
patent: 6353352 (2002-05-01), Sharpe-Geisler
Cypress Semiconductor Corp.
Le Don
Maiorana P.C. Christopher P.
Tan Vibol
LandOfFree
Signal line matching technique for ICS/PCBS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal line matching technique for ICS/PCBS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal line matching technique for ICS/PCBS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3096367