Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-07-20
2003-04-29
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S384000, C257S915000
Reexamination Certificate
active
06555885
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a method of manufacturing the semiconductor device, and more particularly to a semiconductor device having a CMOS dual-gate electrode structure; that is, a polymetal gate electrode structure which prevents interface resistance from arising between polysilicon and a metal film while suppressing interdiffusion and depletion of polysilicon of the gate electrode, as well as to a method of manufacturing the semiconductor device.
2. Background Art
In general, a CMOS structure has widely been used in the field of semiconductor devices, because of its low power dissipation characteristic.
FIG. 13
is a top view showing a related-art semiconductor device. The drawing shows an inverter, which is the basic circuit of CMOS structure, wherein an n-channel transistor and a p-channel transistor are fabricated on a single chip.
FIG. 14
is a cross-sectional view of the inverter taken along line A-A′, and
FIG. 16
is a cross-sectional view of the inverter taken along line B-B′.
In these drawings, reference numeral
101
designates a silicon substrate;
105
designates an isolation region;
108
designates an active region;
110
designates a P-well;
115
designates an N-well;
130
designates a gate electrode;
130
a
designates a polysilicon film;
130
b
designates a barrier layer;
130
d
designates a metal film;
140
designates an insulating film formed on top and side of a gate electrode;
150
designates a P
+
-source/drain electrode;
160
designates an interlayer insulating film;
170
and
175
designate contact holes; and
180
and
180
a
through
180
c
designate interconnection.
In order to achieve higher packaging density, the gate electrode
130
is shared between the n-channel transistor and the p-channel transistor. If the gate electrode
130
shared between the n-channel transistor and the p-channel transistor is separated, separated gate electrodes must be interconnected together on an interconnection layer by way of contact holes, thus involving provision of additional space for the contact holes.
Shortening of a channel of a gate electrode has recently been pursued for achieving a higher packaging density. The dominating p-channel transistors are of related-art embedded channel type and cannot sustain a short-channel effect. As in the case of an n-channel transistor, the p-channel transistor must be changed to a surface channel type, and the conductivity type of gate electrodes must be changed as well.
As shown in
FIG. 14
, before a non-doped polysilicon gate electrode deposited on a gate oxide film is subjected to etching, an n-channel region is doped with n
+
ions. Further, a p-channel region is doped with p
+
ions. As a result, an n
+
-type region and a p
+
-type region coexist in a single gate electrode. A reduction in the length of a channel of the gate electrode; that is, a reduction in the thickness of the gate electrode, involves a rise in the resistance of the polysilicon gate electrode. In order to reduce the resistance of the polysilicon gate electrode, a metal film
130
d
must be deposited on the polysilicon film
130
a.
A structure in which the metal film
130
d
is laid over the polysilicon film
130
a
encounters the following problems, and hence a layer called a barrier layer
130
b
is interposed between the metal film
130
d
and the polysilicon film
130
a
. One problem is that a reaction between the metal film
130
d
and the polysilicon film
130
a
; that is, a silicide reaction, arises, thereby inducing occurrence of holes in the polysilicon film
130
a
. Another problem is that impurities doped in the polysilicon film
130
a
diffuse into metal or into a compound of metal with polysilicon, thereby reducing a net density of impurities doped in one of adjacent transistors of opposite conductivity types.
Forming the barrier layer
130
b
solves these problems. However, the barrier layer
130
b
is usually a metal nitride film and deficient in conductivity. A contact hole to be connected to a gate electrode extends to the metal film
130
d
from above. In fact, a channel is not established unless an electric field is applied to the lower polysilicon film
130
a
. In this way, if the barrier layer
130
b
is sandwiched between the polysilicon film
130
a
and the metal film
130
d
, high interface resistance arises between the metal film
130
d
and the polysilicon film
130
a
. As a result, a delay arises in transfer of a voltage, as shown in FIG.
15
. Such a delay is one cause of a delay time in a logic gate typified by an inverter or a NAND.
As mentioned above, a polymetal gate electrode of a related-art semiconductor device is constructed of a three-layer structure consisting of a metal film, a nitrided metal film, and a polysilicon film, where a barrier layer induces a rise in interface resistance between the nitrided metal film and the polysilicon film, thereby reducing the speed of the overall LSI.
SUMMARY OF THE INVENTION
The purpose of the present invention is to provide a semiconductor device having a new gate electrode structure and a method of manufacturing the semiconductor device. The gate electrode structure according to the present invention reduces interface resistance between a barrier layer and a polysilicon film and to prevent occurrence of a delay in transfer of a voltage in the polymetal gate electrode.
According to one aspect of the present invention, a semiconductor device comprises a gate electrode structure including at least a metal film and a polysilicon film, wherein the polysilicon film is doped with impurities several times. As a result an upper portion of the polysilicon film becomes higher in doping level than a lower portion of the same.
In other aspect of the present invention, a method of manufacturing a semiconductor device comprises the steps of forming a polysilicon film on a semiconductor substrate; forming a barrier layer from a plurality of layers on the polysilicon film; and forming a metal film on the barrier layer.
In other aspect of the present invention, a method of forming a semiconductor device comprises the steps of forming a polysilicon film on a semiconductor substrate; doping the polysilicon film with impurities a plurality of times; and forming a metal film on the impurity-doped polysilicon film.
Other and further objects, features and advantages of the invention will appear more fully from the following description.
REFERENCES:
patent: 4183040 (1980-01-01), Rideout
patent: 5027185 (1991-06-01), Liauh
patent: 5733816 (1998-03-01), Iyer et al.
patent: 5894160 (1999-04-01), Chan et al.
patent: 6022799 (2000-02-01), Foote et al.
patent: 6025265 (2000-02-01), Miller et al.
patent: 6080629 (2000-06-01), Gardner et al.
patent: 6096641 (2000-08-01), Kunikiyo
patent: RE36938 (2000-10-01), Chan et al.
patent: 6156630 (2000-12-01), Iyer
patent: 6187674 (2001-02-01), Chen et al.
patent: 6204198 (2001-03-01), Banerjee et al.
patent: 6222240 (2001-04-01), Gardner et al.
patent: 6281052 (2001-08-01), Shinmura
patent: 6352872 (2002-03-01), Kim et al.
patent: 6380055 (2002-04-01), Gardner et al.
patent: 2002/0090757 (2002-07-01), Komori
patent: 2-265248 (1990-10-01), None
patent: 9-246551 (1997-09-01), None
patent: 11087701 (1999-03-01), None
Jr. Carl Whitehead
Schillinger Laura M
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3092476