Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2000-10-30
2003-03-11
Powell, William A. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C427S489000, C438S723000, C438S745000, C438S780000, C438S781000, C438S789000
Reexamination Certificate
active
06531398
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The present invention relates to organosilicate layers, their use in integrated circuit fabrication, and a method for forming an organosilicate layer.
2. Description of the Background Art
Integrated circuits have evolved into complex devices that can include millions of components (e.g., transistors, capacitors and resistors) on a single chip. The evolution of chip designs continually requires faster circuitry and greater circuit density. The demands for greater circuit density necessitate a reduction in the dimensions of the integrated circuit components.
As the dimensions of the integrated circuit components are reduced (e.g., sub-micron dimensions), the materials used to fabricate such components contribute to their electrical performance. For example, low resistivity metal interconnects (e.g., copper and aluminum) provide conductive paths between the components on integrated circuits. Typically, the metal interconnects are electrically isolated from each other by an insulating material. When the distance between adjacent metal interconnects and/or the thickness of the insulating material has sub-micron dimensions, capacitive coupling potentially occurs between such interconnects. Capacitive coupling between adjacent metal interconnects may cause cross talk and/or resistance-capacitance (RC) delay which degrades the overall performance of the integrated circuit. In order to prevent capacitive coupling between adjacent metal interconnects, low dielectric constant (low k) insulating materials (e.g., dielectric constants less than about 4.5) are needed.
Therefore, a need exists in the art for low dielectric constant materials suitable for integrated circuit fabrication.
SUMMARY OF THE INVENTION
A method of forming an organosilicate layer for use in integrated circuit fabrication is provided. In one embodiment, the organosilicate layer is formed by applying an electric field to a gas mixture comprising an organosilane compound and an oxygen-containing gas.
The organosilicate layer is compatible with integrated circuit fabrication processes. In one integrated circuit fabrication sequence, the organosilicate layer is used as an intermetal dielectric layer. For such an embodiment, a preferred process sequence includes depositing the organosilicate layer over conductive features formed on a substrate.
In another integrated circuit fabrication sequence, the organosilicate layer is incorporated into a damascene structure. For such an embodiment, a preferred process sequence includes depositing a first dielectric layer on a substrate. An organosilicate layer is then formed on the first dielectric layer. Thereafter, the organosilicate layer is patterned and etched to define contacts/vias therethrough. After the organosilicate layer is patterned and etched, a second dielectric layer is deposited thereover. The second dielectric layer is then patterned and etched to define interconnects therethrough. The interconnects formed in the second dielectric layer are positioned over the contacts/vias formed in the organosilicate layer. After the interconnects are formed, the contacts/vias defined in the organosilicate layer are etched through the first dielectric layer to the substrate surface. Thereafter, the damascene structure is completed by filling the interconnects and contacts/vias with a conductive material.
REFERENCES:
patent: 4634601 (1987-01-01), Hamakawa et al.
patent: 4894352 (1990-01-01), Lane et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5298587 (1994-03-01), Hu et al.
patent: 5593741 (1997-01-01), Ikeda
patent: 5598027 (1997-01-01), Matsura
patent: 5599740 (1997-02-01), Jang et al.
patent: 5616369 (1997-04-01), Williams et al.
patent: 5618619 (1997-04-01), Petrmichl et al.
patent: 5637351 (1997-06-01), O'Neal et al.
patent: 5638251 (1997-06-01), Goel et al.
patent: 5679413 (1997-10-01), Petrmichl et al.
patent: 5683940 (1997-11-01), Yahiro
patent: 5693563 (1997-12-01), Teong
patent: 5700720 (1997-12-01), Hashimoto
patent: 5703404 (1997-12-01), Matsuura
patent: 5739579 (1998-04-01), Chiang et al.
patent: 5753564 (1998-05-01), Fukada
patent: 5789319 (1998-08-01), Havemann et al.
patent: 5800877 (1998-09-01), Maeda et al.
patent: 5807785 (1998-09-01), Ravi
patent: 5821168 (1998-10-01), Jain
patent: 5834162 (1998-11-01), Malba
patent: 5858880 (1999-01-01), Dobson et al.
patent: 5874367 (1999-02-01), Dobson
patent: 5888593 (1999-03-01), Petrmichl et al.
patent: 5891799 (1999-04-01), Tsui
patent: 5989998 (1999-11-01), Sugahara et al.
patent: 6037274 (2000-03-01), Kudo et al.
patent: 6051321 (2000-04-01), Lee et al.
patent: 6054206 (2000-04-01), Mountsier
patent: 6054379 (2000-04-01), Yau et al.
patent: 6060132 (2000-05-01), Lee
patent: 6068884 (2000-05-01), Rose et al.
patent: 6072227 (2000-06-01), Yau et al.
patent: 6080526 (2000-06-01), Yang et al.
patent: 6124641 (2000-09-01), Matsuura
patent: 6140226 (2000-10-01), Grill et al.
patent: 6147009 (2000-11-01), Grill et al.
patent: 6159871 (2000-12-01), Loboda et al.
patent: 6176198 (2001-01-01), Kao et al.
patent: 6238751 (2001-05-01), Mountsier
patent: 6245690 (2001-06-01), Yau et al.
patent: 6258735 (2001-07-01), Xia et al.
patent: 6287990 (2001-09-01), Cheung et al.
patent: 6303523 (2001-10-01), Cheung et al.
patent: 6312793 (2001-11-01), Grill et al.
patent: 6316063 (2001-11-01), Andideh et al.
patent: 6340435 (2002-01-01), Bjorkman et al.
patent: 6340628 (2002-01-01), Van Cleemput et al.
patent: 6348421 (2002-02-01), Shu et al.
patent: 6348725 (2002-02-01), Cheung et al.
patent: 6368924 (2002-04-01), Mancini et al.
patent: 6383955 (2002-05-01), Matsuki et al.
patent: 6410462 (2002-06-01), Yang et al.
patent: 6410463 (2002-06-01), Matsuki
patent: 6413583 (2002-07-01), Moghadam et al.
patent: 6432846 (2002-08-01), Matsuki
patent: 6437443 (2002-08-01), Grill et al.
patent: 6441491 (2002-08-01), Grill et al.
patent: 6448176 (2002-09-01), Grill et al.
patent: 6448186 (2002-09-01), Olson et al.
patent: 2001/0004479 (2001-06-01), Cheung et al.
patent: 2001/0005546 (2001-06-01), Cheung et al.
patent: 2001/0021590 (2001-09-01), Matsuki
patent: 2001/0055672 (2001-12-01), Todd
patent: 2002/0068458 (2002-06-01), Chiang et al.
patent: 2002/0098714 (2002-07-01), Grill et al.
patent: 196 54 737 (1997-07-01), None
patent: 198 04 375 (1999-01-01), None
patent: 199 04 311 (1999-08-01), None
patent: 0 771 886 (1997-05-01), None
patent: 0 774 533 (1997-05-01), None
patent: 0 826 791 (1998-03-01), None
patent: 0 840 365 (1998-05-01), None
patent: 0 849 789 (1998-06-01), None
patent: 0 826 791 (1998-08-01), None
patent: 0 885 983 (1998-12-01), None
patent: 0 926 715 (1999-06-01), None
patent: 0 926 724 (1999-06-01), None
patent: 0 935 283 (1999-08-01), None
patent: 0 960 958 (1999-12-01), None
patent: 1 037 275 (2000-09-01), None
patent: 1 123 991 (2001-08-01), None
patent: 2316 535 (1998-02-01), None
patent: 9-8031 (1997-01-01), None
patent: 9-251997 (1997-02-01), None
patent: 9-64029 (1997-03-01), None
patent: 9-237785 (1997-09-01), None
patent: 9-260369 (1997-10-01), None
patent: 10-242143 (1998-09-01), None
patent: 11-25193 (1999-09-01), None
patent: WO 98/08249 (1998-02-01), None
patent: WO 98/59089 (1998-12-01), None
patent: WO 99/38202 (1999-07-01), None
patent: WO 99/41423 (1999-08-01), None
patent: WO 99/55526 (1999-11-01), None
patent: WO 00/01012 (2000-01-01), None
patent: WO 00/24050 (2000-04-01), None
patent: WO 01/01472 (2001-01-01), None
patent: WO 02/43119 (2002-05-01), None
“Low Dielectric Constant Carbon Containing SiO2 Films Deposited by PECVD Technique Using a Novel CVD Precursor” Feb. 10-11, 1997 DUMIC Conference, 1997 ISMIC—222D/97/0019, p. 19-25.
“Reactivity of Alkylsilanes and Alkylcarbosilanes in Atomic Hydrogen-Induced Chemical Vapor Deposition ” by A.M. Wrobel, et al. Polish Academy of Sciences, Centre of Molecular and Macromolecular Studies, 90-363 Lodz, Poland, p. 1060-1065.
“Diamondlike Carbon Materials as Low-k Dielectrics” by A. Grill, et al. 1997 Materials Research Society, p. 417-423.
“Dielectric Material Integration for Microelectrics” by W. D
Fisher Paul
Gaillard Frederic
Nemani Srinivas D.
Xia Li-Qun
Yieh Ellie
Applied Materials Inc.
Moser Patterson & Sheridan
Powell William A.
LandOfFree
Method of depositing organosillicate layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of depositing organosillicate layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of depositing organosillicate layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3069904