Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-10-30
1999-02-23
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438589, H01L 21336
Patent
active
058743413
ABSTRACT:
An IGFET with a gate electrode and a source contact in a trench is disclosed. The IGFET includes a trench with opposing sidewalls and a bottom surface in a semiconductor substrate, a gate insulator on the bottom surface, a gate electrode on the gate insulator, a source contact on the bottom surface, insulative spacers between the gate electrode, the source contact and the sidewalls, and a source and drain adjacent to the bottom surface. A method of forming an IGFET includes forming a trench with first and second opposing sidewalls and a bottom surface in a substrate, forming disposable spacers on the bottom surface, forming a gate insulator material on the bottom surface between the disposable spacers, depositing a gate electrode material on the gate insulator material and disposable spacers, polishing the gate electrode material and then anisotropically etching a lateral portion of the gate electrode material and gate insulator material to form the gate electrode and gate insulator, removing the disposable spacers, forming a first insulative spacer adjacent to the first sidewall, a second insulative spacer adjacent to the gate electrode and second sidewall, and a third insulative spacer adjacent to the gate electrode such that a contact portion of the bottom surface between the first and third insulative spacers is exposed, forming a source and drain in the substrate and adjacent to the bottom surface, and forming source and drain contacts such that the source contact is electrically coupled to the source at the contact portion of the bottom surface and the drain contact is electrically coupled to the drain at the top surface of the substrate. Advantageously, the source contact overlaps the trench, thereby improving packing density.
REFERENCES:
patent: 4745086 (1988-05-01), Parillo et al.
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 5094973 (1992-03-01), Pang
patent: 5141891 (1992-08-01), Arima et al.
patent: 5166084 (1992-11-01), Pfiester
patent: 5175118 (1992-12-01), Yoneda
patent: 5231038 (1993-07-01), Yamaguchi et al.
patent: 5362662 (1994-11-01), Ando et al.
patent: 5451804 (1995-09-01), Lur et al.
patent: 5504031 (1996-04-01), Hsu et al.
patent: 5512506 (1996-04-01), Chang et al.
patent: 5538913 (1996-07-01), Hong
patent: 5545579 (1996-08-01), Liang et al.
patent: 5547884 (1996-08-01), Yamaguchi et al.
patent: 5554550 (1996-09-01), Yang
patent: 5567635 (1996-10-01), Acovic et al.
patent: 5571738 (1996-11-01), Krivokapic
patent: 5574302 (1996-11-01), Wen et al.
patent: 5587331 (1996-12-01), Jun
patent: 5610091 (1997-03-01), Cho
patent: 5640034 (1997-06-01), Malhi
Gardner Mark I.
Hause Frederick N.
Kadosh Daniel
Advanced Micro Devices , Inc.
Lebentritt Michael S.
Niebling John
Sigmond David M.
LandOfFree
Method of forming trench transistor with source contact in trenc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming trench transistor with source contact in trenc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming trench transistor with source contact in trenc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-306485