Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2001-02-09
2003-01-21
Chin, Stephen (Department: 2634)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S269000, C455S260000, C708S271000, C713S401000
Reexamination Certificate
active
06510191
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is related to a frequency synthesizer and, more particularly, a digital frequency synthesizer.
2. Background Art
Digital frequency synthesizers are well known in the art. One form of digital frequency synthesizer includes a digital-to-phase converter (DPC) having a delay lock loop (DLL) which includes a delay line. A problem with delay lines is that they suffer from delay variations along the delay line, which ultimately limits phase resolution and, hence, the spurious frequency performance of the digital frequency synthesizer.
It is desirable to provide a digital frequency synthesizer having improved phase resolution over prior art DLLs while avoiding the use of tuning circuitry or the cancellation of delay mismatches while also achieving −80 dBc spurious frequency performance.
REFERENCES:
patent: 4290022 (1981-09-01), Puckette
patent: 5889436 (1999-03-01), Yeung et al.
patent: 5977805 (1999-11-01), Vergnes et al.
patent: 6104223 (2000-08-01), Chapman et al.
Chin Stephen
Fan Chieh M.
Fuller Andrew S.
Motorola Inc.
LandOfFree
Direct digital synthesizer based on delay line with sorted taps does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct digital synthesizer based on delay line with sorted taps, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct digital synthesizer based on delay line with sorted taps will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3053340