Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-08-25
2003-07-22
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S253000, C438S255000, C438S303000, C438S302000, C438S396000
Reexamination Certificate
active
06596577
ABSTRACT:
TECHNICAL FIELD
This application relates to semiconductor processing methods of forming dynamic random access memory (DRAM) circuitry.
BACKGROUND OF THE INVENTION
Dynamic random access memory (DRAM) circuitry is typically formed by forming a number of different layers of material over a substrate such as a silicon wafer, and then etching such layers into desired substrate features such as conductive word lines, capacitor containers, capacitor structures, and bit lines to name just a few. Efforts continue to be made to reduce the number of processing steps and processing complexity thereof.
This invention arose out of concerns associated with improving the methods through which dynamic random access memory (DRAM) circuitry is formed. This invention also arose out of concerns associated with reducing processing complexities associated with the fabrication of DRAM circuitry.
SUMMARY OF THE INVENTION
Methods of forming dynamic random access memories (DRAM) are described. In one embodiment, an insulative layer is formed over a substrate having a plurality of conductive lines which extend within a memory array area and a peripheral area outward of the memory array. Capacitor container openings and contact openings are contemporaneously etched over the memory array and conductive line portions within the peripheral area respectively.
In another embodiment, a patterned masking layer is formed over a substrate having a plurality of openings formed within an insulative layer, wherein some of the openings comprise capacitor container openings within a memory array and other of the openings comprise conductive line contact openings disposed over conductive lines within a peripheral area outward of the memory array. With a common patterned masking layer, unmasked portions of a capacitor electrode layer are removed within the memory array and material from over portions of the conductive lines within the peripheral area is removed sufficient to expose conductive material of the conductive line portions.
In yet another embodiment, a common etch chemistry is used to remove selected material of an insulative material layer formed over conductive lines within a peripheral area and material of a storage capacitor electrode layer.
In yet another embodiment, a plurality of conductive plugs are formed over substrate node locations over which storage capacitors are to be formed. After forming the plugs, insulative material over conductive lines within a peripheral area is removed to first expose conductive material of the conductive lines.
REFERENCES:
patent: 5292677 (1994-03-01), Dennison
patent: 5364811 (1994-11-01), Ajika et al.
patent: 5523596 (1996-06-01), Ohi et al.
patent: 5612238 (1997-03-01), Sato et al.
patent: 5612241 (1997-03-01), Arima
patent: 5644151 (1997-07-01), Izumi et al.
patent: 5716862 (1998-02-01), Ahmad et al.
patent: 5731234 (1998-03-01), Chen
patent: 5872048 (1999-02-01), Reinberg
patent: 5879981 (1999-03-01), Tanigawa
patent: 5920775 (1999-07-01), Koh
patent: 6153476 (2000-11-01), Inaba et al.
Pompey Ron
Well St. John P.S.
LandOfFree
Semiconductor processing methods of forming dynamic random... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods of forming dynamic random..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming dynamic random... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3025103