Processing methods of forming an electrically conductive...

Details Processing methods of forming an electrically conductive... Processing methods of forming an electrically conductive...

1999-02-16

2003-04-22

Meier, Stephen D. (Department: 2822)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S279000, C438S397000, C438S587000, C438S595000, C438S672000

Reexamination Certificate

active

06551876

ABSTRACT:

TECHNICAL FIELD
This invention concerns processing methods of forming an electrically conductive plug to a node location. This invention also concerns methods of forming an electrical connection with an integrated circuit memory cell node location.
BACKGROUND OF THE INVENTION
Fabrication of integrated circuitry typically involves forming electrical connections to substrate node locations. In the context of integrated circuit memory devices, such as dynamic random access memory devices, such electrical connections include those which are made to and between storage capacitors and substrate diffusion regions.
In the past, there have been at least two ways to make such electrical connections. A first way of forming such electrical connections involves depositing a thick insulator material, such as borophosphosilicate glass, over the substrate and then conducting a self-aligned etch thereof to form a contact opening. The contact opening, or at least a portion thereof, is subsequently filled with conductive material. As aspect ratios of such contact openings increase, it becomes more challenging to form such openings and electrical connections. A second way of forming such electrical connections involves depositing a conductive material over the entire substrate, patterning and etching such material to define desired electrical connections, and subsequently forming an insulating dielectric layer over the substrate. Contact openings can then be etched through the dielectric layer. Again, challenges are posed with respect to etching the contact openings through the dielectric layer.
This invention grew out of concerns associated with improving the manner in which electrical connections are made to or with integrated circuit substrate node locations. This invention also grew out of concerns associated with improving the manner in which electrical connections are made with integrated circuit memory cell node locations.
SUMMARY OF THE INVENTION
Methods of forming electrical connections with an integrated circuit substrate node location are described. According to one aspect of the invention, a substrate node location is laterally surrounded with insulating material and left outwardly exposed. Conductive material is deposited over the exposed node location. Subsequently, a photomaskless etch of the conductive material is conducted to a degree sufficient to leave a plug of conductive material over the node location. In a preferred implementation, the insulating material. with which such node location is surrounded constitutes insulating material portions which are provided relative to conductive lines which are formed over the substrate. In another preferred implementation, such conductive lines form a grid of insulating material which, in turn, defines the node location. According to a preferred aspect of the invention, a plurality of insulated conductive lines are formed over a substrate. At least some of the conductive lines constitute word lines and at least some of the conductive lines constitute bit lines. The lines are preferably formed to define and laterally surround an active area substrate location. The substrate location is preferably surrounded by at least four of the lines. Conductive material is deposited over the substrate and the conductive lines and in electrical contact with the node location. The conductive material is then removed to a degree sufficient to form an isolated plug of conductive material over the node location and between the four conductive lines.


REFERENCES:
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5084406 (1992-01-01), Rhodes et al.
patent: 5296400 (1994-03-01), Park et al.
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5340763 (1994-08-01), Dennison
patent: 5354705 (1994-10-01), Mathews et al.
patent: 5488011 (1996-01-01), Figura et al.
patent: 5496773 (1996-03-01), Rhodes et al.
patent: 5605857 (1997-02-01), Jost et al.
patent: 5773341 (1998-06-01), Green et al.
patent: 6214663 (2001-04-01), Cho et al.
Merriam Webster's Collegiate Dictionary—10thEdition, Copyright 1996 3 pages (p. 1185).
Sakao, M., et al., “A Capacitor-Over-Bit-Line (COB) Cell With A Hemispherical-Grain Storage Node For 64Mb DRAMs”, Microelectronic Research Laboratories, NEC Corporation, 1990, pp. 27.3.1-27.3.4.
Merriam Webster's Collegiate Dictionary—10thEdition, Principal Copyright 1993, 2 pages (pp. 657 and 1187 ).

Affiliated with

Also associated with

Rating

Processing methods of forming an electrically conductive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processing methods of forming an electrically conductive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing methods of forming an electrically conductive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3017900