Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-03-15
2003-07-01
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C365S145000, C365S149000, C257S295000, C257S298000, C257S300000, C257S308000, C257S310000, C438S239000, C438S250000, C438S253000, C438S393000
Reexamination Certificate
active
06586792
ABSTRACT:
TECHNICAL FIELD
The present invention concerns integrated memory circuits, ferroelectric memory transistors, and methods of making these circuits and transistors.
BACKGROUND OF THE INVENTION
Integrated memory circuits serve as data-storage components in thousands of products, from televisions, to automobiles, to computers. Typically, these memory circuits are implemented as arrays of floating-gate transistors, with each transistor storing an electrical charge representative of a one or a zero on its floating gate.
In recent years, these floating-gate transistors have been modified to include a layer of ferroelectric material that exhibit electric polarizations, analogous to magnetic polarizations, in response to appropriate electrical signals. One electrical signal polarizes the material to represent a zero, and another signal oppositely polarizes the material to represent a one. The polarizations affect operation of the transistors in specific ways, which enables detection of their polarization states and thus recovery of stored data. Memory circuits using these ferroelectric memory transistors enjoy advantages, such as faster write cycles and lower power requirements, over conventional floating-gate memory circuits.
The present inventors have identified at least one problem with the conventional structure of these ferroelectric memory transistors. The conventional structure includes a semiconductive layer and a multi-layer gate structure stacked atop the semiconductive layer. Built upward from the semiconductive layer, the gate structure comprises a silicon-dioxide insulative layer, a metal layer, a ferroelectric layer, and a control gate.
The problem is that the multilayer gate structure forces the insulative layer to withstand a greater portion of voltages applied to the control gate than the ferroelectric layer, even though the ferroelectric, because of its at least 100 times greater permittivity, can withstand greater voltages than the insulative layer. More precisely, the metal layer and the large difference in permittivities (or dielectric constants) of the silicon dioxide and conventional ferroelectric material (4 versus 400 or more) cause the gate structure to behave as a series connection of a small capacitor and a large capacitance, with a greater portion of any applied voltage falling across the silicon dioxide of the small capacitor than the ferroelectric layer of the large capacitor. The inventors expect this small-capacitor-large-capacitor behavior to compromise reliability as fabricators attempt to meet the demand for smaller ferroelectric memories using thinner insulative layers, which are more likely to breakdown under their disproportionate share of applied voltages.
Accordingly, there is a need for ferroelectric memories that can scale to smaller dimensions with better reliability.
SUMMARY OF THE INVENTION
To address these and other needs, the inventors devised unique ferroelectric gate structures and related fabrications methods. One exemplary gate structure includes a high-integrity silicon oxide insulative layer; a doped titanium-oxide layer; a weak ferroelectric layer; and a control gate. In contrast to the conventional gate structure, this exemplary structure replaces the metal layer between the insulative layer and the ferroelectric layer with a titanium-oxide layer and the conventional ferroelectric layer with a weak ferroelectric, reducing the permittivity mismatch across the layers and thus promoting a more balanced voltage distribution across them. This, in turn, promotes reliability of gate structures with thinner gate insulation.
An exemplary fabrication method entails forming the silicon-oxide layer in a low-temperature oxygenation process using a Krypton plasma, forming the doped titanium-oxide layer using atomic-layer deposition, and forming the weak ferroelectric from a doped zinc oxide. Exemplary dopants for the titanium-oxide layer include strontium or barium, and exemplary dopants for the zinc oxide include lithium and magnesium.
REFERENCES:
patent: 4161038 (1979-07-01), Wu
patent: 5403788 (1995-04-01), Nishida et al.
patent: 5541871 (1996-07-01), Nishimura et al.
patent: 5579258 (1996-11-01), Adachi
patent: 5635433 (1997-06-01), Sengupta
patent: 5744374 (1998-04-01), Moon
patent: 5847423 (1998-12-01), Yamamichi
patent: 5856688 (1999-01-01), Lee et al.
patent: 6151241 (2000-11-01), Hayashi et al.
patent: 6198119 (2001-03-01), Nabatame et al.
patent: 6242298 (2001-06-01), Kawakubo
patent: 6373743 (2002-04-01), Chen et al.
Cho, I.H., et al., “Highly Reliable Dual Gate Oxide Fabrication by Reducing Wet Etching Time and Re-Oxidation for Sub-Quarter Micron CMOS Devices”,Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, pp. 174-175, (1999).
Etzold, K.F., “Ferroelectric and Piezoelectric Materials”,The Electrical Engineering Handbook (computer file): CRCnetBASE, pp. 1-13, (1999).
Guo, X., et al., “High Quality Ultra-thin TiO2/Si3N4Gate Dielectric for Giga Scale MOS Technology”,Technical Digest of 1998 IEDM, pp. 377-380, (1998).
Han, B.M., et al., “Chopping effect on the crystallinity of ZnO films prepared by a r.f. planar magnetron sputtering method”,Thin Solid Films, 338, pp. 265-268, (1999).
Ishiwara, H., “Proposal of a Novel Ferroelectric-Gate Field Effect Transistor with Separated Functions for Data read-Out Data Storage”, Precision and Intelligence Laboratory, Tokyo Institute of Technology, pp. 222-223.
Kobayashi, K., et al., “Mechanism of Photoinduced Charge Transfer in Co(Li) -Doped ZnO Film”,Japanese Journal of Applied Physics, 31, pp. L 1079-L 1082, (1992).
Matsuo, K., et al., “Low Leakage TiO2Gate Insulator formed by Ultrathin TiN Deposition and Low-Temperature Oxidation”,Japanese Journal of Applied Physics, vol. 39, No. 10, 5794-5799, (Oct. 2000).
Nishino, J., et al., “Preparation of Zinc Oxide Films by Low-Pressure Chemical Vapor Deposition Method”,Materials Research Society Symposium Proc, 363, pp. 219-224, (1995).
Onodera, A., et al., “Dielectric Activity and Ferroelectricity in Piezoelectric Semiconductor Li-Doped ZnO”,Japanese Journal of Applied Physics, 35, pp. 5160-5162, (1996).
Onodera, A., et al., “Ferroelectric Properties in Piezoelectric Semiconductor Zn1-xMxO (M=Li, Mg)”,Japanese Journal of Applied Physics, 36, pp. 6008-6011, (1997).
Saito, Y., et al., “High-Integrity Silicon Oxide Grown at Low-temperature by Atomic Oxygen Generated in High-Density Krypton Plasma”,Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, pp. 152-153, (1999).
Suntola, T., “Atomic layer epitaxy”,Thin Solid Films, 216, pp. 84-89, (1992).
Valentini, A., et al., “Preparation and characterization of Li-doped ZnO films”,American Vacuum Society, pp. 286-289, (1991).
Vehkamäki, M., et al., “Growth of SrTiO3and BaTiO3Thin Films by Atomic Layer Deposition”,Elecrtochemical and Solid-State Letters, vol. 2, No. 10, 504-506, (Oct. 1999).
Ahn Kie Y.
Forbes Leonard
Nelms David
Schwegman Lundberg Woessner & Kluth P.A.
Tran Mai-Huong
LandOfFree
Structures, methods, and systems for ferroelectric memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures, methods, and systems for ferroelectric memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures, methods, and systems for ferroelectric memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3007653