Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-06-19
2002-07-09
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S200000, C438S201000, C438S211000, C438S241000, C438S257000, C438S258000, C438S266000, C438S279000, C438S261000, C438S275000, C438S287000, C438S981000
Reexamination Certificate
active
06417044
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to hybrid elements of an electrically writable non-volatile memory and a DRAM and other elements such as a Logic IC, etc.
2. Description of the Related Art
Conventionally, in a non-volatile memory such as a flash memory having floating gates and control gates, a gate oxidation film below the floating gates (hereinafter referred to as a first oxidation film) is used as an oxidation film for memory cell transistors, and information is stored by causing a threshold value of a memory cell transistor to change as a result of removing or injecting electrical charge into the floating gate using CHE (channel Hot Electron) current or FN (Fowler-Nordheim) tunnel current by applying a high voltage to the first gate oxidation film.
It is required that the film thickness of the first gate oxidation film in the memory cell transistor is thin, for example 100 Å, so as to carry out rewriting. However, even if a gate oxidation film as thin as, for example, 100 Å is used underneath the floating gate of the memory cell, if a capacitive coupling ratio between the control gates and the floating gates is assumed to be 0.7 then a voltage required for rewriting becomes 10V or more. If the first gate oxidation film is used directly on peripheral transistors, an electric field applied to the oxidation film becomes 10 MV/cm and it is not possible to ensure the reliability of the oxidation film.
As a result, a gate oxidation film thicker than an ordinary first gate oxidation film is applied to peripheral transistors. Specifically, a common manufacturing method forms peripheral transistors with a gate oxidation film of approximately 200 Å, and with electrodes of the same material as control gates of memory cell transistors.
In the example of the related art described thus far, the case has been described where only one type of gate oxidation film is used for peripheral circuits, namely a gate oxidation film with a thickness of 200 Å. However, there are also cases where transistors are formed having gate oxidation films of differing thicknesses, such as those for high withstand pressure or low voltage use. As such a manufacturing method, there is a method of respectively forming two types of gate oxidation film separately for transistors of peripheral circuits and transistors of memory cells, as disclosed in, for example, Japanese Patent Laid-open Publication No. Hei. 6-177360.
However, with the above described method, since it is necessary to respectively form two types of gate oxidation film for the memory cells and separate portions, there is a problem that the number of manufacturing steps is increased compared to a method where one only type of gate oxidation film is formed for the memory cells and other portions.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a non-volatile memory in which there is no need to form two types of gate oxidation films for memory cells and separate portions, and in which gates of transistors of peripheral circuits have low resistance, and to provide a method of manufacturing the same.
The non-volatile memory of the present invention comprises memory cells having floating gates formed of first polysilicon and control gates formed of second polysilicon formed directly on top of a silicide layer, and peripheral circuits provided with transistors having gates formed of the first polysilicon formed directly on a silicide layer.
Also, the method of manufacturing the non-volatile memory having memory cells comprised of floating gates formed of first polysilicon and control gates formed of a second polysilicon comprises the steps of: forming a first oxidation film on a semiconductor substrate, forming a first polysilicon film on the first oxidation film, forming an insulating film on the first polysilicon film, forming a second polysilicon film on the insulating film, selectively removing the insulating film and the second polysilicon film at specified regions for forming transistors, forming a silicide layer on the second polysilicon film and on fixed regions of the first polysilicon film for forming transistors, and respectively patterning floating gates and control gates of transistors and memory cells.
REFERENCES:
patent: 4356622 (1982-11-01), Widmann
patent: 4766088 (1988-08-01), Kono et al.
patent: 4859619 (1989-08-01), Wu et al.
patent: 4978637 (1990-12-01), Liou et al.
patent: 5013674 (1991-05-01), Bergermont
patent: 5089433 (1992-02-01), Anand et al.
patent: 5286991 (1994-02-01), Hui et al.
patent: 5633181 (1997-05-01), Hayashi
patent: 5654219 (1997-08-01), Huber et al.
patent: 5707884 (1998-01-01), Fontana et al.
patent: 5712178 (1998-01-01), Cho
patent: 5742088 (1998-04-01), Pan et al.
patent: 5789293 (1998-08-01), Cho et al.
patent: 5789294 (1998-08-01), Choi
patent: 5801399 (1998-09-01), Hattori et al.
patent: 5861650 (1999-01-01), Maeda et al.
patent: 5877523 (1999-03-01), Liang
patent: 5879954 (1999-03-01), Chang et al.
patent: 5879990 (1999-03-01), Dormans et al.
patent: 5888870 (1999-03-01), Gardner et al.
patent: 5893737 (1999-04-01), Takahi et al.
patent: 6121079 (2000-09-01), Kim
patent: 6159799 (2000-12-01), Yu
patent: 6-177360 (1994-06-01), None
Y. Takeuchi et al., “A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories,” 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 102 and 103.
Jones Volentine PLLC
Luu Chuong A
Oki Electric Industry Co. Ltd.
Smith Matthew
LandOfFree
Non-volatile memory and memory of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and memory of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and memory of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2823795