Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-05-27
2008-05-27
Tsai, H. Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S302000, C438S303000, C257SE21618
Reexamination Certificate
active
07378321
ABSTRACT:
In a method for patterning a semiconductor component a first cover layer is applied to a first region and a second region of a semiconductor component being arranged in a semiconductor substrate. The first region is different from the second region. The first cover layer is patterned using a photolithographic mask so that the first region is uncovered and the second region remains covered by the first cover layer. The first region is uncovered, a second cover layer is applied to the uncovered first region, and the first cover layer is removed so that the second region is uncovered. The uncovered second region is then doped.
REFERENCES:
patent: 5670395 (1997-09-01), Pan
patent: 5770492 (1998-06-01), Kapoor
patent: 6169003 (2001-01-01), Hu et al.
patent: 6271106 (2001-08-01), Grivna et al.
patent: 6797597 (2004-09-01), Ferreira et al.
patent: 2005/0001267 (2005-01-01), Miyagawa et al.
patent: 2005/0170659 (2005-08-01), Hanafi et al.
patent: 19603794 (1997-01-01), None
Infineon - Technologies AG
Jenkins Wilson Taylor & Hunt, P.A.
Tsai H. Jey
LandOfFree
Method for patterning a semiconductor component does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for patterning a semiconductor component, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for patterning a semiconductor component will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2795989