Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2011-08-23
2011-08-23
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
08006078
ABSTRACT:
Provided are a central processing unit (CPU) and method for executing a branch instruction of a CPU, which can protect user's data by preventing an error due to a computer virus and a hacker is provided. The CPU includes: a branch instruction verification unit which verifies whether a branch instruction is valid; and a branch instruction execution unit which executes the branch instruction when the branch instruction is valid. The method includes: verifying whether the branch instruction is valid; and not executing the branch instruction when the branch instruction is invalid.
REFERENCES:
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 6304960 (2001-10-01), Yeh
patent: 6427192 (2002-07-01), Roberts
patent: 2002/0143799 (2002-10-01), Jourdan et al.
patent: 2002/0194460 (2002-12-01), Henry et al.
patent: 2004/0168047 (2004-08-01), Fukai et al.
patent: 2004/0186984 (2004-09-01), Williamson
patent: 2005/0146449 (2005-07-01), Adl-Tabatabai et al.
patent: 2006/0161978 (2006-07-01), Abadi et al.
patent: 2007/0088937 (2007-04-01), Archambault et al.
patent: 2008/0046703 (2008-02-01), Emma et al.
patent: 2008/0184016 (2008-07-01), Erlingsson et al.
patent: 08-076999 (1996-03-01), None
patent: 08-234980 (1996-09-01), None
patent: 09-244892 (1997-09-01), None
patent: 09-330220 (1997-12-01), None
patent: 2002-189592 (2002-07-01), None
patent: 2004-280801 (2004-10-01), None
patent: 2005-250763 (2005-09-01), None
patent: 10-2000-0030767 (2000-06-01), None
patent: 10-2003-0085071 (2003-11-01), None
patent: 10-2006-0059790 (2006-06-01), None
patent: 2004/107706 (2004-12-01), None
Zhang et al. (Zhang) (Hardware Supported Anomaly Detection: down to the Control Flow Level); Technical Report GIT-CERCS-04-11; Mar. 10, 2004; 11 pages.
Mahoney et al. (Mahoney) (Parallel Hashing Memories: an Alternative to Content Addressable Memories); IEEE-NEWCAS Conference, 2005. The 3rd International; Publication Date: Jun. 19-22, 2005; On pp. 223-226.
Shi et al. (Shi) (Architectural Support for Run-Time Validation of Control Flow Transfer); In International Conference on Computer Design, San Jose, CA, Oct. 2006; 8 pages.
Ramakrishna et al. (Perfect Hashing Functions for Hardware Applications); Data Engineering, 1991. Proceedings. Seventh International Conference on; Publication Date: Apr. 8-12, 1991; On pp. 464-470.
Lee et al. (Indirect Branch Validation Unit); Microprocessors and Microsystems; vol. 33, Issues 7-8, Oct.-Nov. 2009, pp. 461-468.
Shi et al. (Augmenting Branch Predictor to Secure Program Execution) ; IEEE/IFIP International Conference on Dependable Systems and Networks (DSN-2007), Jun. 2007; 10 pages.
Shi et al. (Indirect Branch Validation Unit for Secure Program Execution); IEEE Symposium on Low-power and High-speed Chips (Cool Chips) Apr. 2007; 3 pages.
Park et al. (An Efficient Hardware Support for Control Data Validation); Application -specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on; Publication Date: Jul. 9-11, 2007; on pp. 409-414.
Zhang et al. (Anomalous Path Detection with Hardware Support); Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems; pp. 43-54; Year of Publication: 2005.
Shi, et al. “Indirect Branch Validation Unit for Secure Program Execution” ECE Department, University of Illinois at Chicago, Samsung Advanced Institute of Technology, The 10th IEEE Symposium on Low Power High Speed Chips, Apr. 2007, 3pgs.
Shi, et al., “Architectural Support for Run-Time Validation of Control flow Transfer”, Department of Electrical and Computer Engineering, University of Illinois at Chicago, 1-4244-9707-X/06/$20.00 ©2006 IEEE, Int. Conference Computer Design, Oct. 2006, 8pgs.
Jung Edward
Kang Byung Chang
Lee Gyung Ho
Park Tae Joon
Shi Yixin
Chan Eddie P
Samsung Electronics Co,. Ltd.
Sughrue & Mion, PLLC
Vicary Keith
LandOfFree
Central processing unit having branch instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Central processing unit having branch instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processing unit having branch instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2767847