Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-03-22
2011-03-22
Stark, Jarrett J (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S229000, C257SE21043, C257SE21179, C257SE21194
Reexamination Certificate
active
07910424
ABSTRACT:
A semiconductor memory includes memory cell transistors including a tunnel insulating film, a floating gate electrode, a first insulating film, a control gate electrode, and a first metal salicide film; low-voltage transistors having a first p-type source region and a first p-type drain region, a first gate insulating film, and a first gate electrode of an n conductivity type having the same dose of a first p-type impurity as with the first p-type source region; and high-voltage transistors having a second p-type source region and a second p-type drain region, a second gate insulating film thicker than the first gate insulating film, and a second gate electrode of an n conductivity type having the same dose of a second p-type impurity as with the second p-type source region.
REFERENCES:
patent: 4851361 (1989-07-01), Schumann et al.
patent: 5994733 (1999-11-01), Nishioka et al.
patent: 6376879 (2002-04-01), Mori et al.
patent: 6791883 (2004-09-01), Swift et al.
patent: 6794708 (2004-09-01), Mori
patent: 6841444 (2005-01-01), Shimizu
patent: 2002/0093073 (2002-07-01), Mori et al.
patent: 2002/0164858 (2002-11-01), Sayama et al.
patent: 2003/0030097 (2003-02-01), Lee et al.
patent: 2004/0124477 (2004-07-01), Minami et al.
patent: 2005/0157536 (2005-07-01), Kitamura
patent: 2009/0039412 (2009-02-01), Kitamura
patent: 2002-64157 (2002-02-01), None
patent: 2002-329793 (2002-11-01), None
Kyung-Joong Joo, et al. “A New Cobalt Polycide Technology for High Density NAND Flash Memories”, 2001 NVSMW, Aug. 2001, pp. 64-66.
Kabushiki Kaisha Toshiba
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Stark Jarrett J
LandOfFree
Semiconductor memory and fabrication method for the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory and fabrication method for the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and fabrication method for the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2755066