Methods for fabricating semiconductor device structures

Details Methods for fabricating semiconductor device structures Methods for fabricating semiconductor device structures

2011-01-18

2011-01-18

Pham, Thanh V (Department: 2894)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

Insulated gate formation

C438S584000

Reexamination Certificate

active

07871911

ABSTRACT:
Methods for fabricating semiconductor device structures are disclosed. In some embodiments, methods for fabricating semiconductor device structures may comprising forming at least one raised element on a surface of a substrate, the at least one raised element including sloped sides and a peak, aligning a strip comprising conductive material at least partially over the at least one raised element, and at least partially securing the strip to a surface of the at least one raised element and the surface of the substrate.

REFERENCES:
patent: 6255698 (2001-07-01), Gardner et al.
patent: 6603156 (2003-08-01), Rim
patent: 6653656 (2003-11-01), Iwamatsu et al.
patent: 6767802 (2004-07-01), Maa et al.
patent: 6828214 (2004-12-01), Notsu et al.
patent: 6881650 (2005-04-01), Lee et al.
patent: 6900521 (2005-05-01), Forbes et al.
patent: 6911379 (2005-06-01), Yeo et al.
patent: 6940089 (2005-09-01), Cheng et al.
patent: 6963078 (2005-11-01), Chu
patent: 6967121 (2005-11-01), Rhodes
patent: 7008854 (2006-03-01), Forbes
patent: 7015505 (2006-03-01), Yamazaki et al.
patent: 7115480 (2006-10-01), Forbes
patent: 7198974 (2007-04-01), Forbes
patent: 2004/0217352 (2004-11-01), Forbes
patent: 2004/0217391 (2004-11-01), Forbes
patent: 2004/0232487 (2004-11-01), Forbes
patent: 2005/0020094 (2005-01-01), Forbes et al.
patent: 2005/0029619 (2005-02-01), Forbes
patent: 2005/0167752 (2005-08-01), Forbes
patent: 2007/0215936 (2007-09-01), Ko et al.
patent: 2007/0246702 (2007-10-01), Andrieu et al.
patent: 2008/0029832 (2008-02-01), Forbes
Ang et al., Enhanced Performance in 50nm N-MOSFETs with Silicon-Carbon Source/Drain Regions, National University of Singapore, Singapore, IEEE, 3 pages, 2004.
Aberg et al., Electron and Hole Mobility Enhancements in Sub-10nm-thick Strained Silicon Directly on Insulator Fabricated by a Bond and Etch-back Technique, Cambridge, MA, Symposium on VLSI Technology Digest of Technical Papers, pp. 52-53, 2004.
Aberg et al., High Electron and Hole Mobility Enhancements in Thin-Body Strained Si/Strained SiGe/Strained Si Heterostructures on Insulator, Cambridge, MA, IEEE , 4 pages, 2004.
Cai et al., Performance Comparison and Channel Length Scaling of Strained Si FETs on SiGe-on-Insulator (SGOI), Hopewell Junction, New York, IEEE , 4 pages, 2004.
Cheng et al., Fully Depleted Strained-SOI n- and p-MOSFETs on Bonded SGOI Substrates and Study of the SIGE/BOX Interface, IEEE Electron Device letters, vol. 25, No. 3, Mar. 2003, pp. 147-149.
Chleirigh et al.,Mobility and Sub-threshold Characteristics in High-Mobility Dual-Channel Strained Si/Strained SiGe p-MOSFETs, Cambridge, MA, IEEE, pp. 203-204, 2005.
Ghani et al., A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors, Hillsboro, OR, IEDM, vol. 3, pp. 978-980, 2003.
Goto et al., Technology Booster Using Strained-Enhancing Laminated SiN (SELS) for 65nm HP MPUs, Tokyo, Japan, IEEE, 4 pages, 2004.
Irie et al., In-Plane mobility Anisotropy and Universality Under Uni-axial Strains in n- and p-MOS Inversion Layers on (100), (110), and (111) Si, Tokyo, Japan, IEDM Tech. Dig, pp. 225-228, Dec. 2004.
Kawasaki et al., Impact of Parasitic Resistance and Silicon Layer Thickness Scaling for Strained-Silicon MOSFETs on RElaxed Si1-xGe1 Virtual Substrate,Yokohama, Tokyo, IEEE, 4 pages, 2004.
Lomoda et al., Mobility Improvement for 45nm Node by Combination of Optimized Stress Control and Channel Orientation Design, Yokohama, Japan, IEEE, 4 pages, 2004.
Maikap et al., Package-Strain-Enhanced Device and Circuit Performance, Chung-Li, Taiwan, IEEE 4 pages, 2004.
Numata et al., Performance Enhancement of Partially- and Fully-Depleted Strained-SOI MOSFETs and Characterization of Strained-Si Device Parameters, Kawasaki, Japan, IEEE, 4 pages, 2004.
Pidin et al., A Novel Strain Enhanced CMOS Architecture Using Selectively Deposited High Tensile and High Compressive Silicon Nitride Films, Tokyo, Japan, IEEE, 4 pages, 2004.
Subhanna et al., High-Performance Silicon-Germanium Technology, Hopewell Junction, New York, IEEE, pp. 195-196, 2005.
Thompson et al., Key Differences for Process-induced Uniaxial vs. Substrate-induced Biaxial Stressed Si and Ge Channel MOSFETs, Gainesville, Florida, IEEE, 4 pages, 2004.
Uchida et al., Experimental Study of Biaxial and Uniaxial Strain Effects on Carrier Mobility in Bulk and Ultrathin-body SOI MOSFETs, Stanford University, CA, IEEE, 4 pages, 2004.
Yin et al., Fully-Depleted Strained-Si on Insulator NMOSFETs without Relaxed SiGe Buffers, Princeton, NJ, IEDM, vol. 3, pp. 53-56, 2003.
Yuan et al., Fabrication and Transistor Demonstration on Si-based nanomembranes, Madison, Wisconsin, NSTI-Nanotech vol. 1, pp. 68-71, 2006.

Affiliated with

Also associated with

Rating

Methods for fabricating semiconductor device structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for fabricating semiconductor device structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for fabricating semiconductor device structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2738853