Interleaving redundancy apparatus and method

Details Interleaving redundancy apparatus and method Interleaving redundancy apparatus and method

2011-03-01

2011-03-01

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S791000

Reexamination Certificate

active

07900119

ABSTRACT:
One embodiment of the invention relates to a network communication device. The network communication device includes a network interface configured to receive an initial data stream. The network communication device also includes an interleaving redundancy encoder that comprises a memory unit arranged in N columns and D rows. The interleaving redundancy encoder is configured to calculate at least one redundancy byte based on a series of equally spaced, non-consecutive bytes in the initial data stream, where a number of bytes between equally spaced bytes is approximately equal to D−1. Other systems and methods are also disclosed.

REFERENCES:
patent: 5719875 (1998-02-01), Wei
patent: 5838267 (1998-11-01), Wang et al.
patent: 5898710 (1999-04-01), Amrany
patent: 5928371 (1999-07-01), Robinson et al.
patent: 6351832 (2002-02-01), Wei
patent: 6473878 (2002-10-01), Wei
patent: 7050458 (2006-05-01), Lifshitz et al.
patent: 2003/0105996 (2003-06-01), Dagan et al.
patent: 2004/0268207 (2004-12-01), Sharma
patent: 2007/0047633 (2007-03-01), Tung et al.

Affiliated with

Also associated with

Rating

Interleaving redundancy apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaving redundancy apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving redundancy apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2695795