Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-03-29
2011-03-29
Pham, Thanh V (Department: 2894)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C257S288000, C257S346000, C257S387000
Reexamination Certificate
active
07915129
ABSTRACT:
A process of fabricating a transistor employs a relatively thicker sacrificial nitride layer that reduces the time and cost associated with chemical-mechanical polish (CMP) processes by reducing the topography associated with the transistor. The process includes forming the gate oxide region and a field oxide region on a substrate. A polysilicon layer is formed on the gate oxide region and the field oxide region. A sacrificial nitride layer is formed on the polysilicon layer, wherein the sacrificial nitride layer has a thickness approximately equal to or greater than a thickness of the gate oxide region. A polysilicon gate is formed by selectively removing portions of the polysilicon layer and the sacrificial layer to expose a portion of the gate oxide region adjacent to the polysilicon gate. Source/drain regions are formed adjacent to the polysilicon gate using lightly-doped drain (LDD) implantation. A spacer layer is formed over the polysilicon gate and source/drain regions. Portions of the spacer layer are selectively removed, along with the sacrificial nitride layer and the gate oxide region to form sidewall spacers at each end of the polysilicon gate. A pre-metal dielectric layer is formed on the high-voltage MOS transistor, and the pre-metal dielectric layer is planarized.
REFERENCES:
patent: 4305085 (1981-12-01), Jaecklin et al.
patent: 5441902 (1995-08-01), Hsieh et al.
patent: 5489543 (1996-02-01), Hong
patent: 5663086 (1997-09-01), Rostoker et al.
patent: 5786255 (1998-07-01), Yeh et al.
patent: 5858848 (1999-01-01), Gardner et al.
patent: 5915181 (1999-06-01), Tseng
patent: 5915183 (1999-06-01), Gambino et al.
patent: 6107140 (2000-08-01), Lee et al.
patent: RE37104 (2001-03-01), Doan et al.
patent: 6284586 (2001-09-01), Seliskar et al.
patent: 6624068 (2003-09-01), Thakar et al.
patent: 6657257 (2003-12-01), Ohyanagi et al.
patent: 6661061 (2003-12-01), Gardner et al.
patent: 6887772 (2005-05-01), Lee et al.
patent: 6927154 (2005-08-01), Graf et al.
patent: 6958515 (2005-10-01), Hower et al.
patent: 7045422 (2006-05-01), Enders et al.
patent: 7271073 (2007-09-01), Van Haren et al.
patent: 7374980 (2008-05-01), Anderson et al.
patent: 7618870 (2009-11-01), Pan et al.
patent: 2002/0055233 (2002-05-01), Mitros
patent: 2007/0032083 (2007-02-01), Choi
patent: 2008/0160771 (2008-07-01), Yu et al.
Fernandes Errol
Kinney & Lange , P.A.
Pham Thanh V
Polar Semiconductor, Inc.
LandOfFree
Method of fabricating high-voltage metal oxide semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating high-voltage metal oxide semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating high-voltage metal oxide semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686509