Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-04-26
2011-04-26
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000, C714S715000, C714S735000, C714S742000
Reexamination Certificate
active
07934136
ABSTRACT:
Provided is a test apparatus for testing a specimen by using a test pattern and an expected value pattern. The test apparatus includes: a control unit for outputting a test pattern to the specimen; a pattern converting unit for converting the expected value pattern based on an output pattern output from the specimen upon an input of the test pattern; and a determination unit for determining the specimen as a non-defective product or a defective product by using the converted expected value pattern.
REFERENCES:
patent: 5761212 (1998-06-01), Foland et al.
patent: 6208571 (2001-03-01), Ikeda et al.
patent: 6546543 (2003-04-01), Manabe et al.
patent: 6650583 (2003-11-01), Haraguchi et al.
patent: 7054788 (2006-05-01), Akutsu
patent: 7506291 (2009-03-01), Tada et al.
patent: 2004/0246337 (2004-12-01), Hasegawa et al.
patent: 2006/0107134 (2006-05-01), Park et al.
patent: 2004-150820 (2004-05-01), None
Renesas Electronics Corporation
Sughrue & Mion, PLLC
Tabone, Jr. John J
LandOfFree
Test apparatus, pattern generator, test method and pattern... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test apparatus, pattern generator, test method and pattern..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test apparatus, pattern generator, test method and pattern... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655551