Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Utility Patent
1999-04-26
2001-01-02
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S592000
Utility Patent
active
06168997
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of forming MOSET and more particularly to a method of forming a poly gate and a polycide gate with an equal height on one chip.
2. Description of the Prior Art
Integrating the periphery circuits on a chip is a stream of electronic products in the technology development of the electronic industry. Recently, the improvement of semiconductor processing make the integration of memory cells and periphery circuits on one chip possible.
Taking an image device as an example, in order to improve the performance and resolution of images, each image has to be divided into millioned pixels. Then each pixel is memorized in a memory cell by the form of digital data. One aspect to show the characteristics of an image device is the accuracy of electronic signals memorized by memory cells for each pixel array. If the problem of current leaking occurs in the memory cells, the electronic signals of pixels can not be recorded exactly which will produce many dots on the image. Another aspect to show the characteristics of an image device is the accessing speed of the periphery circuits integrated on the chip. The accessing speed has to be fast enough for dealing with a great amount of data. Therefore, for an image device a chip should correspond to two demands concurrently. One of the demands is that current leaking is rigidly limited, but the accessing speed is not important. Another demand is that a high accessing speed is necessary, but the current leaking is not the key consideration.
In a semiconductor device, Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of the most important elements for the VLSI integrated circuits. A MOSFET includes a gate structure, a source and a drain, wherein the source and drain are located at the sides of the gate structure. The gate structure includes a metal layer at the top named gate electrode, an oxide layer under the metal layer named gate oxide, and a semiconductor layer at the bottom.
Typically, the metal layer at the top of the gate structure is formed by polysilicon, thereby the gate structure is named poly gate. Because polysilicon does not have a lowest resistance, sometimes a layer of silicide is deposited overlying the polysilicon layer to form a polycide gate for lowering the resistance.
Because poly gate does not have a lowest resistance, its accessing speed is not the fastest. But the problem of current leaking in poly gate is not serious, which makes poly gate be a good element for the pixel array area in a image device. On the other hand, the problem of current leaking in polycide gate is worse than that in poly gate, but polycide gate has a lower resistance which can decrease the TC time delay and increase the device switching speed. Therefore, the polycide gate is better than poly gate to be the element for the periphery circuit area in a image device for providing a high speed to deal with a great amount of pixel data in the periphery circuit area.
In order to form poly gate and polysice gate on one silicon substrate concurrently, several issues about the process and products are derived. Referring now to
FIG. 1
, a cross-sectional view of the poly gate and polycide gate formed on a substrate according to a prior art of the present invention, a gate oxide layer
2
is formed on a semiconductor substrate
1
. Then, a poly gate including a polysilicon layer
3
is formed at the poly gate area by the methods of deposition, photolithography and etching. Next, a polycide gate is formed at the polycide gate area, wherein the polycide gate has a polysilicon layer
3
and a silicide layer
4
.
Because polysilicon has a higher resistance than polycide, and the height of poly gate is lower than the height of polycide gate, as shown in
FIG. 1
, the conventional structure in
FIG. 1
makes the poly gate have a much higher sheet resistance than the polycide gate. Therefore, the accessing speed of the products produced by the conventional technology is not good enough. For the image device described above, the obvious difference of accessing speed between the cell area and the periphery area can not make the device achieve a best operating state. Therefore, the present invention seeks to provide a method for solving this problem.
SUMMARY OF THE INVENTION
The present invention seeks to provide a method of forming poly gate and polycide gate with an equal height in a semiconductor device fabricated on a substrate to reduce the sheet resistance of the poly gate electrode.
According to the present invention, there is provided a method of forming poly gate and polycide gate with an equal height in a semiconductor device fabricated on a substrate, comprising the steps of forming a gate oxide layer on a starting substrate; sequentially depositing a first polysilicon layer, a silicide layer, and a capped dielectric layer; patterning a polycide gate by using a first photoresist layer, and then etching the capped dielectric layer and the silicide layer; removing the first photoresist layer; depositing a second polysilicon layer; patterning a poly gate by using a second photoresist layer, and then etching the first polysilicon layer and the second polysilicon layer; and finally removing the second photoresist layer.
REFERENCES:
patent: 5472892 (1995-12-01), Gwen et al.
patent: 5654219 (1997-08-01), Huber
Bacon & Thomas
Chaudhari Chandra
Vanguard International Semiconductor Corporation
LandOfFree
Method of forming poly gate and polycide gate with equal height does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming poly gate and polycide gate with equal height, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming poly gate and polycide gate with equal height will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2518188