Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-04-28
1997-09-16
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438308, H01L 21265
Patent
active
056680287
ABSTRACT:
A gate structure in a transistor and method for fabricating the structure. A gate structure is formed on a substrate. The gate structure includes three layers: an oxide layer, a nitride layer and a polysilicon layer. The oxide layer is located on the substrate, the nitride layer is located on the oxide layer, and the polysilicon layer is located on the nitride layer. The gate structure is reoxidized to form a layer of oxide over the gate structure.
REFERENCES:
patent: 3576478 (1971-04-01), Watkins et al.
patent: 3892891 (1975-07-01), Goodman et al.
patent: 3898105 (1975-08-01), Mai et al.
patent: 3899363 (1975-08-01), Dennard et al.
patent: 3909304 (1975-09-01), Cho
patent: 3913126 (1975-10-01), Hooker et al.
patent: 3913211 (1975-10-01), Seeds et al.
patent: 3943542 (1976-03-01), Ho et al.
patent: 3958323 (1976-05-01), De La Moneda
patent: 3966501 (1976-06-01), Nomura et al.
patent: 3996658 (1976-12-01), Takei et al.
patent: 4013484 (1977-03-01), Boleky et al.
patent: 4023195 (1977-05-01), Richman
patent: 4039359 (1977-08-01), Nakamoto
patent: 4045249 (1977-08-01), Hotta
patent: 4075045 (1978-02-01), Rideout
patent: 4092661 (1978-05-01), Watrous, Jr.
patent: 4112575 (1978-09-01), Fu et al.
patent: 4113533 (1978-09-01), Okumura et al.
patent: 4179311 (1979-12-01), Athanas
patent: 4329773 (1982-05-01), Geipel, Jr. et al.
patent: 4553314 (1985-11-01), Chan et al.
patent: 5100820 (1992-03-01), Tsubone
K. Nomura, et al., "Enhanced Oxidation of Silicon by Ion Implantation and its Novel Applications," 1974, pp. 681-688, no month provided.
Booth Richard A.
Galanthay Theodore E.
Hill Kenneth C.
Jorgenson Lisa K.
Niebling John
LandOfFree
Method of depositing thin nitride layer on gate oxide dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of depositing thin nitride layer on gate oxide dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of depositing thin nitride layer on gate oxide dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-217712