Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-04-26
2000-12-12
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438964, H01L 218242
Patent
active
061597937
ABSTRACT:
A structure and method of fabricating a stacked capacitor which forms a hemispherical grain (HSG) polysilicon on the surface of a crown shaped amorphous silicon layer. By selective tungsten deposition, the HSG polysilicon and the amorphous silicon layer are displaced with a rough tungsten layer. A material with a high dielectric constant and a metal layer are formed in sequence as a dielectric layer and an upper electrode of the capacitor, so as to form a crown metal-insulator-metal (MIM) capacitor.
REFERENCES:
patent: 5930641 (1999-07-01), Pan
patent: 5960294 (1999-09-01), Zahurak et al.
patent: 6060355 (1999-07-01), Batra et al.
Chaudhari Chandra
Huang Jiawei
Worldwide Semiconductor Manufacturing Corp.
LandOfFree
Structure and fabricating method of stacked capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and fabricating method of stacked capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and fabricating method of stacked capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216138