Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-30
1999-11-02
Fahmy, Wael M.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438438, 257369, H01L 2131
Patent
active
059769246
ABSTRACT:
A method of fabricating an integrated circuit transistor in a substrate is provided wherein a self-aligned gate electrode is formed after the high temperature steps associated with sidewall spacer formation and source/drain anneal. A first dielectric layer is formed on a substrate. First and second source/drain regions are formed in the substrate and spaced laterally to define a channel region underlying the first dielectric layer. A second dielectric layer is formed on the substrate except where the first dielectric layer is positioned. The first dielectric layer is removed and a third dielectric layer is formed that overlies the channel region. A gate electrode is formed on the third dielectric layer. The first dielectric layer functions as a disposable gate electrode to facilitate self-aligned source/drain implant and sidewall spacer formation.
REFERENCES:
patent: 3853633 (1974-12-01), Armstrong
patent: 4520553 (1985-06-01), Kraft
patent: 5116771 (1992-05-01), Karulkar
patent: 5391510 (1995-02-01), Hsu et al.
patent: 5399508 (1995-03-01), Nowak
patent: 5559368 (1996-09-01), Hu et al.
Stanley Wolf and Richard N.Tauber, Silicon Processing for the VLSI Era, vol. 2, pp. 144-152, 182-188, 318, 332-333, 419-439, Dec. 1990.
Stanley Wolf and Richard N. Tauber, Silicon Processing for the VLSI Era vol. 3, pp. 367-407, Dec. 1995.
Stanley Wolf and Richard N. Tauber, Silicon Processing for the VLSI Era, vol. 2--Processing Integration, pp. 144-152, 182-188, 318, 332-333, 419-439, Dec. 1990, Publication U.S.
Stanley Wolf and Richard N. Tauber, Silicon Processing for the VLSI Era, vol. 3--The Submicron MOSFET, pp. 367-407, Dec. 1995, Publicaton U.S.
Fulford H. Jim
Gardner Mark I.
Wristers Derick J.
Advanced Micro Devices , Inc.
Coleman William David
Fahmy Wael M.
Honeycutt Timothy M.
LandOfFree
Method of making a self-aligned disposable gate electrode for ad does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a self-aligned disposable gate electrode for ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a self-aligned disposable gate electrode for ad will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2134339