Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-05-26
2000-09-26
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438132, H01L 218242
Patent
active
061241652
ABSTRACT:
A method for making improved fuse elements by deleting redundant circuit elements on DRAM circuits is achieved. The method involves forming fuses from a second polycide layer having a Si.sub.3 N.sub.4 cap layer and sidewalls. Bit lines are also formed from the second polycide layer. After forming the node capacitors and the first metal (M1) interconnections, via holes are etched to M1 and concurrent fuse window openings are partially etched over the fuses. A tungsten metal plug in the via hole and a patterned second metal (M2) for interconnections are used to protect the via hole from overetching when the fuse window opening is completed. Next, a Si.sub.3 N.sub.4 layer and a polyimide layer are deposited to complete the passivation on the DRAM. The fuse window openings and openings to the bonding pads are etched using the polyimide layer as a single photoresist mask. This method reduces the number of masking steps, and the method also avoids metal residue that could cause shorts in the fuse area, while the Si.sub.3 N.sub.4 cap prevents moisture damage to the fuse. The HDP USG layer prevents moisture from entering neighboring circuits, and this enhances reliability of the chip.
REFERENCES:
patent: 4536949 (1985-08-01), Takayama et al.
patent: 5290734 (1994-03-01), Boardman et al.
patent: 5538924 (1996-07-01), Chen
patent: 5650355 (1997-07-01), Fukuhara et al.
patent: 5712206 (1998-01-01), Chen
patent: 5753539 (1998-05-01), Okazaki
patent: 5821160 (1998-10-01), Rodriguez et al.
patent: 6004834 (1998-10-01), Tsukude et al.
Ackerman Stephen B.
Chaudhari Chandra
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method for making openings in a passivation layer over polycide does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making openings in a passivation layer over polycide , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making openings in a passivation layer over polycide will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2099311