Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-12-29
1999-10-19
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438639, 438689, 438723, 438734, 438963, 438725, 134 11, 134 12, 134 13, 216 17, 216 39, 216 67, H01L 214763
Patent
active
059703768
ABSTRACT:
A method for forming a via through a dielectric layer within a microelectronics fabrication. There is first provided a substrate employed within a microelectronics fabrication. There is then formed over the substrate a low dielectric constant dielectric layer, where the low dielectric constant dielectric layer is formed from a silsesquioxane spin-on-glass (SOG) dielectric material. There is then formed over the low dielectric constant dielectric layer a patterned photoresist layer. There is then etched through use of a fluorine containing plasma etch method while employing the patterned photoresist layer as a photoresist etch mask layer the low dielectric constant dielectric layer to form a patterned low dielectric constant dielectric layer having a via formed therethrough. The fluorine containing plasma etch method employing a fluorine containing etchant gas composition which simultaneously forms a fluorocarbon polymer residue layer upon a sidewall of the via. There is then treated through use of a plasma treatment method the fluorocarbon polymer residue layer to form a plasma treated fluorocarbon polymer residue layer. The plasma treated fluorocarbon polymer residue layer is susceptible, in comparison with the fluorocarbon polymer residue layer, to being stripped from the sidewall of the via through an oxygen containing plasma stripping method employed in stripping from the microelectronics fabrication the patterned photoresist layer with attenuated lateral etching of the patterned low dielectric constant dielectric layer. Finally, there is then stripping through use of the oxygen containing plasma stripping method the patterned photoresist layer from over patterned low dielectric constant dielectric layer and the plasma treated fluorocarbon polymer residue layer from upon the sidewall of the via.
REFERENCES:
patent: 4961820 (1990-10-01), Shinagawa et al.
patent: 5269880 (1993-12-01), Jolly et al.
patent: 5380401 (1995-01-01), Jones et al.
patent: 5384009 (1995-01-01), Mak et al.
patent: 5401358 (1995-03-01), Kadomura
patent: 5432073 (1995-07-01), Wu et al.
patent: 5474615 (1995-12-01), Ishida et al.
patent: 5560803 (1996-10-01), Mihara et al.
patent: 5670426 (1997-09-01), Kuo et al.
patent: 5770098 (1994-03-01), Araki et al.
patent: 5783493 (1997-01-01), Yeh et al.
patent: 5804091 (1996-07-01), Lo et al.
patent: 5858879 (1997-06-01), Chao et al.
patent: 5882489 (1996-04-01), Bersin et al.
patent: 5904154 (1997-07-01), Chien et al.
Ackerman Stephen B.
Niebling John F.
Saile George O.
Szecsy Alek P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Post via etch plasma treatment method for forming with attenuate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post via etch plasma treatment method for forming with attenuate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post via etch plasma treatment method for forming with attenuate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068761