Method and apparatus for coupling data from a memory device usin

Details Method and apparatus for coupling data from a memory device usin Method and apparatus for coupling data from a memory device usin

1999-06-18

2000-07-18

Mai, Son

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36518902, 365208, G11C 700, G11C 702

Patent

active

06091646&

ABSTRACT:
A single ended read data path in a memory device is described for providing a data signal from a cell in a memory array to a data output terminal. A single conductive path couples the data signal between a DC sense amplifier and a data output circuit in the memory device.

REFERENCES:
patent: Re35934 (1998-10-01), Takai
patent: 4096402 (1978-06-01), Schroeder et al.
patent: 4404474 (1983-09-01), Dingwall
patent: 4611337 (1986-09-01), Evans
patent: 4638187 (1987-01-01), Boler et al.
patent: 4789796 (1988-12-01), Foss
patent: 4884270 (1989-11-01), Chiu et al.
patent: 4928281 (1990-05-01), Kurosawa et al.
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 4984204 (1991-01-01), Sato et al.
patent: 5111435 (1992-05-01), Miyamoto
patent: 5122690 (1992-06-01), Bianchi
patent: 5128560 (1992-07-01), Chern et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5165046 (1992-11-01), Hesson
patent: 5170074 (1992-12-01), Aoki
patent: 5179298 (1993-01-01), Hirano et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5220208 (1993-06-01), Schenck
patent: 5239206 (1993-08-01), Yanai
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5274276 (1993-12-01), Casper et al.
patent: 5276642 (1994-01-01), Lee
patent: 5278460 (1994-01-01), Casper
patent: 5281865 (1994-01-01), Yamashita et al.
patent: 5311481 (1994-05-01), Casper et al.
patent: 5321368 (1994-06-01), Hoelzle
patent: 5347177 (1994-09-01), Lipp
patent: 5347179 (1994-09-01), Casper et al.
patent: 5361002 (1994-11-01), Casper
patent: 5383157 (1995-01-01), Phelan
patent: 5387809 (1995-02-01), Yamagishi et al.
patent: 5390308 (1995-02-01), Ware et al.
patent: 5400283 (1995-03-01), Raad
patent: 5438545 (1995-08-01), Sim
patent: 5440260 (1995-08-01), Hayashi et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5471591 (1995-11-01), Edmondson et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5475642 (1995-12-01), Taylor
patent: 5481497 (1996-01-01), Yamauchi et al.
patent: 5483497 (1996-01-01), Mochizuki et al.
patent: 5497127 (1996-03-01), Sauer
patent: 5498990 (1996-03-01), Leung et al.
patent: 5506814 (1996-04-01), Hush et al.
patent: 5508638 (1996-04-01), Cowles et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5537352 (1996-07-01), Meyer et al.
patent: 5568077 (1996-10-01), Sato et al.
patent: 5574698 (1996-11-01), Raad
patent: 5576645 (1996-11-01), Farwell
patent: 5578941 (1996-11-01), Sher et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5590073 (1996-12-01), Arakawa et al.
patent: 5619473 (1997-04-01), Hotta
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5627780 (1997-05-01), Malhi
patent: 5627791 (1997-05-01), Wright et al.
patent: 5631872 (1997-05-01), Naritake et al.
patent: 5636163 (1997-06-01), Furutani et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5636174 (1997-06-01), Rao
patent: 5638335 (1997-06-01), Akiyama et al.
patent: 5650971 (1997-07-01), Longway et al.
patent: 5655105 (1997-08-01), McLaury
patent: 5668763 (1997-09-01), Fujioka et al.
patent: 5694065 (1997-12-01), Hamasaki et al.
patent: 5737276 (1998-04-01), Shin et al.
patent: 5831929 (1998-11-01), Manning
patent: 5847577 (1998-12-01), Trimberger
patent: 5854911 (1998-12-01), Watkins
patent: 5870347 (1999-02-01), Keeth et al.
Anonymous, Descriptive literature entitled, "400MHz SLDRAM, 4M .times. 16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
Anonymous, "Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
Taguchi, M. et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture", IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497.

Affiliated with

Also associated with

Rating

Method and apparatus for coupling data from a memory device usin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for coupling data from a memory device usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for coupling data from a memory device usin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2043738