Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-12-08
1999-02-09
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438182, 438319, 438421, 438574, H01L 21336
Patent
active
058693793
ABSTRACT:
A method is provided for forming a transistor in which capacitive coupling between the gate conductors and adjacent structures employed by the integrated circuit is reduced. According to an embodiment, a gate conductor is dielectrically spaced above a semiconductor substrate, and a masking structure is arranged upon an upper surface of the gate conductor. A source/drain implant self-aligned to opposed lateral sidewalls of the masking structure is performed to form source/drain implant areas within the substrate. Select portions of the gate conductor are removed such that opposed ends of the masking structure extend beyond opposed sidewall surfaces of the gate conductor. A lightly doped drain implant self-aligned to the opposed sidewall surfaces of the narrowed gate conductor is performed to form lightly doped drain implant areas within the substrate. An interlevel dielectric is deposited to a level above the gate conductor across the semiconductor topography such that air gaps are formed laterally adjacent the opposed sidewall surfaces of the gate conductor, and the interlevel dielectric is planarized to a level substantially coplanar with an upper surface of the masking structure. In an alternative embodiment, a refractory metal is deposited across an upper surface of the masking structure and across the source/drain implant areas subsequent to forming said source/drain implant areas. The refractory metal is heated to form a metal silicide overlying the source/drain implant areas and residual refractory metal is removed from above the masking structure. In yet another alternative embodiment, a single high-energy ion implant is used to simultaneously form the source/drain implant area and the lightly doped drain implant area following removal of select portions of the gate conductors.
REFERENCES:
patent: 4182023 (1980-01-01), Cohen et al.
patent: 4675074 (1987-06-01), Wada et al.
patent: 4899439 (1990-02-01), Potter et al.
patent: 4920639 (1990-05-01), Yee
patent: 5001079 (1991-03-01), Van Laarhoven et al.
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5182225 (1993-01-01), Matthews
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5272100 (1993-12-01), Satoh et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5324683 (1994-06-01), Fitch et al.
patent: 5386142 (1995-01-01), Kurtz et al.
patent: 5393709 (1995-02-01), Lur et al.
patent: 5407860 (1995-04-01), Stoltz et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5444015 (1995-08-01), Aitken et al.
patent: 5451804 (1995-09-01), Lur et al.
patent: 5462884 (1995-10-01), Taniguchi
patent: 5512775 (1996-04-01), Cho
patent: 5559049 (1996-09-01), Cho
patent: 5559055 (1996-09-01), Chang et al.
patent: 5567982 (1996-10-01), Bartelink
patent: 5646067 (1997-07-01), Gaul
patent: 5665632 (1997-09-01), Lur et al.
patent: 5716861 (1998-02-01), Moslehi
patent: 5741736 (1998-04-01), Orlowski et al.
patent: 5759913 (1998-06-01), Fulford, Jr. et al.
patent: 5783864 (1998-07-01), Dawson et al.
Wolf, "Silicon Processing for the VLSI Era--vol. 2," 1990 Ed., p. 198.
Duane Michael P.
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Bowers Charles
Chen Jack
Daffer Kevin L.
LandOfFree
Method of forming air gap spacer for high performance MOSFETS' does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming air gap spacer for high performance MOSFETS', we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming air gap spacer for high performance MOSFETS' will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948155