Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-12-20
1998-07-14
Dang, Trung
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438478, 438481, 438963, 438974, 438413, H01L 21336
Patent
active
057803439
ABSTRACT:
A method of producing a high quality silicon surface prior to carrying out a selective epitaxial growth of silicon process for forming an active device region on a substrate. The process flow of the present invention eliminates the need for the sacrificial oxidation layer typically used in such processes. After the etching of a seed hole through the isolation oxide layer using a reactive ion etch a short, low power C.sub.2 F.sub.6 etch is performed. The present invention provides a simple and cost-effective way to eliminate reactive ion etch damage prior to SEG growth because the dry C.sub.2 F.sub.6 etch can be done in the same etch reactor in which the seed hole oxide etch is performed. In addition, the re-oxidation (sacrificial oxide) step is eliminated, reducing the number of process steps.
REFERENCES:
patent: 3615956 (1971-10-01), Irving et al.
patent: 4352724 (1982-10-01), Sugishima et al.
patent: 4749441 (1988-06-01), Christenson et al.
patent: 4820654 (1989-04-01), Lee
patent: 4910165 (1990-03-01), Lee et al.
patent: 4923826 (1990-05-01), Jastrzebski et al.
patent: 4929566 (1990-05-01), Beitman
patent: 5173151 (1992-12-01), Namose
patent: 5269879 (1993-12-01), Rhoades et al.
Endo, N. et al., Scaled CMOS Technology Using SEG Isolation and Buried Well Process, IEEE Transactions on Electronic Devices, No. 11, Nov. 1986, pp. 1659-1667.
Nagao, S. et al., Application of Selective Silicon Epitaxial Growth for CMOS Technology, IEEE Transactions on Electronic Devices, No. 11, Nov. 1986, pp. 1738-1744.
Dang Trung
National Semiconductor Corporation
LandOfFree
Method of producing high quality silicon surface for selective e does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing high quality silicon surface for selective e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing high quality silicon surface for selective e will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881208