Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-11-20
2000-11-28
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714805, G06F 1108
Patent
active
061548723
ABSTRACT:
A method, circuit and apparatus is provided for preserving and/or correcting product engineering information. Non-volatile storage devices reserved for receiving product engineering bits can either be contained in at least three separate storage locations spaced from each other across the integrated circuit or, alternatively, be contained in a single storage location area with error correction bits and/or words added to that location. In the first instance, redundant product engineering bits are written to each storage location. Product engineering bits read from a majority of those locations which have identical values are deemed valid. The addition of extra bits and/or words can be combined with the possibly defective product engineering bits to correct errors in those bits. Using redundancy to correct errors caused by charge loss or charge gain within previously stored product engineering values proves a beneficial outcome since testing the product engineering bit locations is not necessarily a viable solution. The product engineering bit locations may be programmed well before test patterns can be written to and read from those locations. Further, the uniquely programmed product engineering bits may unduly be lost during normal assembly of die into an integrated circuit package.
REFERENCES:
patent: 4510673 (1985-04-01), Shils et al.
patent: 4547882 (1985-10-01), Tanner
patent: 4772963 (1988-09-01), Van Lahr et al.
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4953277 (1990-09-01), Crispin et al.
patent: 5084843 (1992-01-01), Mitsuishi et al.
patent: 5126889 (1992-06-01), Walden
patent: 5256578 (1993-10-01), Corley et al.
patent: 5360747 (1994-11-01), Larson et al.
patent: 5406566 (1995-04-01), Obara
patent: 5450426 (1995-09-01), Purdham
patent: 5457408 (1995-10-01), Leung
patent: 5627838 (1997-05-01), Lin et al.
patent: 5642307 (1997-06-01), Jernigan
patent: 5664093 (1997-09-01), Barnett et al.
patent: 5725559 (1998-03-01), Alt et al.
patent: 5818848 (1998-10-01), Lin et al.
patent: 5867714 (1999-02-01), Todd et al.
patent: 5892683 (1999-04-01), Sung
patent: 5905887 (1999-05-01), Wu et al.
patent: 5907671 (1999-05-01), Chen et al.
patent: 5917833 (1999-06-01), Sato
patent: 6018686 (2000-01-01), Orso et al.
U.S. application Ser. No. 08/984,722.
U.S. application Ser. No. 08/984,814.
U.S. application Ser. No. 08/962,519.
Cady Albert De
Cypress Semiconductor Corporation
Daffer Kevin L.
Ton David
LandOfFree
Method, circuit and apparatus for preserving and/or correcting p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, circuit and apparatus for preserving and/or correcting p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, circuit and apparatus for preserving and/or correcting p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1736216