Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-08-18
1999-06-22
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438594, H01L 218247
Patent
active
059151773
ABSTRACT:
The method for forming a "U" shaped floating gate 120a with high vertical projections 120c, begins by forming a dielectric layer 110 over the substrate 100. A photoresist layer 112 is then formed on the dielectric layer 110 and patterned to form a first opening 113. The first opening 113 exposes the dielectric layer 110. In an important step, a polymer layer 114 is formed over the photoresist layer 112 and on the vertical sidewalls of the first opening 113 thereby forming a second opening 115. The second opening 115 has a smaller width than that of the first opening 113. The dielectric layer 110 is anisotropically etched thru the second opening 115 thereby forming a third opening 116 in the dielectric layer 110. The photoresist layer 112 and the polymer layer 114 are now removed. The exposed substrate within the third opening 116 is thermally oxidized to form a tunnel oxide layer 118. A first polysilicon layer 120 is formed conformally on the resultant surface and in the third opening. The first polysilicon layer is chemically mechanically polished, thereby forming the U-shaped floating gate 120a in the third opening 116. An intergate dielectric layer 122 and a control gate 124A are then formed on the floating gate 120a to complete the EPROM.
REFERENCES:
patent: 4892840 (1990-01-01), Esquivel et al.
patent: 5141891 (1992-08-01), Arima et al.
patent: 5270234 (1993-12-01), Huang et al.
patent: 5489543 (1996-02-01), Hong
patent: 5498560 (1996-03-01), Sharma et al.
patent: 5512505 (1996-04-01), Yaun et al.
patent: 5534447 (1996-07-01), Hong
patent: 5543339 (1996-08-01), Roth et al.
patent: 5583066 (1996-12-01), Jung
patent: 5658814 (1997-08-01), Lee
patent: 5670401 (1997-09-01), Tseng
patent: 5677216 (1997-10-01), Tseng
Ackerman Stephen B.
Booth Richard
Saile George O.
Stoffel William J.
Vanguard International Semiconductor Corporation
LandOfFree
EPROM manufacturing process having a floating gate with a large does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EPROM manufacturing process having a floating gate with a large , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EPROM manufacturing process having a floating gate with a large will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1715258