Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-29
2000-11-07
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438289, 438300, 438682, H01L 218238
Patent
active
061435937
ABSTRACT:
The present invention provides a method of producing a semiconductor device (e.g., a Metal Oxide Semiconductor Field Effect Transistor (MOSFET)) with a gate length less than 0.25 microns using standard process techniques arranged in an unstandardized process order. The process flow of the present invention provides for the implantation and thermal processing of the wells and junctions prior to the growth of a channel or the deposition of a gate stack. By implanting and annealing the wells and junctions prior to the formation of the channel and gate, the present invention allows a greater variety of materials to be utilized as the channel and gate materials than are available under process flows currently known; undoped materials may be used to form the channel, metal oxides and similar materials with large dielectrics may be used to form a gate stack, and barrier metals and pure metals (copper, tungsten, etc.) may be used as gate electrodes. The present invention also provides for the selective epitaxial growth of a channel material elevated above the surface of a wafer containing a well and junctions. By providing an elevated channel, higher mobility may be achieved; thereby enabling a higher current flow at a lower voltage through a semiconductor device.
REFERENCES:
patent: 5362981 (1994-11-01), Sato et al.
patent: 5576227 (1996-11-01), Hsu
patent: 5646073 (1997-07-01), Grider et al.
patent: 5960270 (1999-09-01), Misra et al.
patent: 5981345 (1999-11-01), Ryum et al.
patent: 5994179 (1999-11-01), Masuoka
ULSI Technology, C. Y. Lu and W. Y. Lee, Chap. 9, pp. 472-525 (1996).
Ray, S.K., et al., "Novel SiGeC Channel Heterojunction PMOSFET", International Electron Devices Meeting (IEDM), US, New York, IEEE, 1996, pp. 261-264.
Conexant Systems Inc.
Lattin Christopher
Niebling John F.
LandOfFree
Elevated channel MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elevated channel MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elevated channel MOSFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1639849