Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-04-01
2000-05-02
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438489, H01L 21336
Patent
active
060572000
ABSTRACT:
A method of forming a field effect transistor relative to a monocrystalline silicon substrate, where the transistor has an elevated source and an elevated drain, includes: a) providing a transistor gate over the monocrystalline silicon substrate, the gate being encapsulated in electrically insulative material; b) providing outer exposed monocrystalline silicon substrate surfaces adjacent the transistor gate; c) cleaning the outer exposed substrate surfaces to remove oxide and impurities therefrom; d) within a rapid thermal chemical vapor deposition reactor and after the cleaning step, chemical vapor depositing a conductively doped non-polycrystalline silicon layer over the cleaned substrate surfaces adjacent the transistor gate, the non-polycrystalline silicon layer having an outer surface, the substrate not being exposed to oxidizing or contaminating conditions between the time of cleaning and the chemical vapor depositing; and e) after chemical vapor depositing, exposing the doped non-polycrystalline silicon layer to high temperature annealing conditions effective to, i) produce doped monocrystalline silicon extending outwardly from the substrate surface, and ii) produce doped polycrystalline silicon extending inwardly from the outer surface; the doped monocrystalline silicon and doped polycrystalline silicon joining at an interface which is displaced elevationally outward of the substrate surfaces. A field effect transistor is also claimed.
REFERENCES:
patent: 3681668 (1972-08-01), Kobayashi
patent: 4948745 (1990-08-01), Pfiester et al.
patent: 4966861 (1990-10-01), Mieno et al.
patent: 5057899 (1991-10-01), Samata et al.
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5213991 (1993-05-01), Inokawa et al.
patent: 5250454 (1993-10-01), Masezara
patent: 5296388 (1994-03-01), Kameyama et al.
patent: 5321306 (1994-06-01), Choi et al.
patent: 5378651 (1995-01-01), Agnello et al.
patent: 5496750 (1996-03-01), Moslehi
T.Y. Hsieh et al., "Silicon Homoepitaxy by Rapid Thermal Processing Chemical Vapor Deposition (RTPCVD)--A Review", J. Electrochem. Soc., vol. 138, No. 4, Apr. 1991, pp. 1188-1207.
Rahat, Ido et al., "Reducing the Temperature of Conventional Silicon Epitaxy for Selective Poly-Epi Growth", J. Electrochem. Soc., vol. 138, No. 8, Aug. 1991, pp. 2370-2374.
Mazure, Carlos et al., "Facet Engineered Elevated Source/Drain By Selective Si Epitaxy For 0.35 Micron MOSFETS", IEDM, 1992, pp. 853-856.
Pan Pai-Hung
Prall Kirk
Sharan Sujit
Booth Richard
Micro)n Technology, Inc.
LandOfFree
Method of making a field effect transistor having an elevated so does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a field effect transistor having an elevated so, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a field effect transistor having an elevated so will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1593304