Process for manufacturing a dual floating gate oxide flash memor

Details Process for manufacturing a dual floating gate oxide flash memor Process for manufacturing a dual floating gate oxide flash memor

1996-09-19

1999-06-29

Booth, Richard A.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438286, 438592, H01L 218247

Patent

active

059181257

ABSTRACT:
An improved floating gate memory cell, having a dual thickness floating gate oxide, minimizes the band-to-band tunneling current and hot hole injection current suffered by the device, maximizes the Fowler-Nordheim tunneling current, allows lower operational voltages and provides a scalable structure. The process for manufacturing the dual thickness floating gate oxide structure comprises the steps of (1) forming a thicker insulator region over a channel region on the substrate, the thicker insulator having a source side and a drain side; (2) forming a thinner insulator on one or both of the source side and the drain side of the thicker insulator, and over a tunnel region in the substrate that is adjacent to the channel region; and (3) after forming the thinner insulator, distributing dopants in the source and the drain so that a concentration of dopants in the tunnel region beneath the thinner insulator is near or greater than a degenerately doped concentration. The step of distributing the dopants involves a process which does not damage the thinner insulator in the tunnel region. The floating gate is formed over the thicker insulator and the thinner insulator, and a control gate insulator and control gate are formed to complete the structure of the device. In this manner, a high-quality tunnel oxide is grown over the substrate while it is moderately doped. After growing a high quality tunnel oxide, the source and drain dopants are distributed into the device. In the tunnel region, where the floating gate oxide is thinner, the concentration of dopants in the substrate is quite high due to the source and drain dopants. This prevents band bending, at a level sufficient to induce band-to-band tunneling. In the channel region, where the concentration of dopants is more moderate, the thicker insulator prevents formation of an electric field sufficient to induce significant band-to-band tunneling.

REFERENCES:
patent: 5102814 (1992-04-01), Woo
patent: 5108939 (1992-04-01), Manley et al.
patent: 5352619 (1994-10-01), Hong
patent: 5427968 (1995-06-01), Hong
patent: 5427970 (1995-06-01), Hsue et al.
patent: 5439838 (1995-08-01), Yang
patent: 5457061 (1995-10-01), Hong et al.
patent: 5460991 (1995-10-01), Hong
patent: 5521109 (1996-05-01), Hsue et al.

Affiliated with

Also associated with

Rating

Process for manufacturing a dual floating gate oxide flash memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for manufacturing a dual floating gate oxide flash memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing a dual floating gate oxide flash memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1386422