Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1998-02-09
1999-03-09
Lall, Parshotam S.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395380, 395391, 395383, 395384, 395584, 39580024, 711213, 711215, G06F 938, G06F 900, G06F 930
Patent
active
058812601
ABSTRACT:
An apparatus and method are shown for decoding variable length instructions in a processor where a line of variable length instructions from an instruction cache are loaded into an instruction buffer and the start bits indicating the instruction boundaries of the instructions in the line of variable length instructions is loaded into a start bit buffer. A first shift register is loaded with the start bits and shifted in response to a lower program count value which is also used to shift the instruction buffer. A length of a current instruction is obtained by detecting the position of the next instruction boundary in the start bits in the first register. The length of the current instruction is added to the current value of the lower program count value in order to obtain a next sequential value for the lower program count which is loaded into a lower program count register. An upper program count value is determined by loading a second shift register with the start bits, shifting the start bits in response to the lower program count value and detecting when only one instruction remains in the instruction buffer. When one instruction remains, the upper program count value is incremented and loaded into an upper program count register for output to the instruction cache in order to cause a fetch of another line of instructions and a `0` value is loaded into the lower program count register. Another embodiment of the present invention includes multiplexors for loading a branch address into the upper and lower program count registers in response to a branch control signal.
REFERENCES:
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4450605 (1984-05-01), Grochowski et al.
patent: 4502111 (1985-02-01), Riffe et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5327536 (1994-07-01), Suzuki
patent: 5381532 (1995-01-01), Suzuki
patent: 5386521 (1995-01-01), Saitoh
patent: 5438668 (1995-08-01), Coon et al.
patent: 5459847 (1995-10-01), Okamura
patent: 5504923 (1996-04-01), Ando
patent: 5513330 (1996-04-01), Stiles
patent: 5535347 (1996-07-01), Grochowski et al.
patent: 5579493 (1996-11-01), Kiuchi et al.
patent: 5581774 (1996-12-01), Yoshitake et al.
patent: 5586276 (1996-12-01), Grochowski et al.
patent: 5598544 (1997-01-01), Ohshima
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5623615 (1997-04-01), Salem et al.
patent: 5624787 (1997-04-01), Mahin et al.
patent: 5664135 (1997-09-01), Schlansker et al.
patent: 5680564 (1997-10-01), Divivier et al.
patent: 5680637 (1997-10-01), Hotta et al.
patent: 5689972 (1997-11-01), Witt et al.
patent: 5721854 (1998-02-01), Ebcioglu et al.
patent: 5751981 (1998-05-01), Witt et al.
Thomas M. Conte, Sanjeev Banderjia, Sergei Y. Larin, Kishore N. Menezes, and Sumedh W. Sathaye "Instruction Fetch Mechanims for VLIW Architectures with Compressed Encodings." In Proc. 29th Ann. Int'l Symp. on Microarchitecture, pp. 1-11, Paris, France, Dec. 1996.
Sanjeev Banerjia, Kishore N. Menezes and Thomas M. Conte "NextPC computation for a banked instruction canche for a VLIW architecture with a compressed encoding." sbanerj,knmeneze,conte@eos.ncsu.edu, pp. 1-10.
Raje Prasad A.
Siu Stuart C.
Hewlett--Packard Company
Lall Parshotam S.
Thomson Willaim D.
LandOfFree
Method and apparatus for sequencing and decoding variable length does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for sequencing and decoding variable length, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sequencing and decoding variable length will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1330785