Static information storage and retrieval – Read/write circuit – Precharge
Patent
1997-10-28
1999-01-19
Mai, Son
Static information storage and retrieval
Read/write circuit
Precharge
36523003, 365190, G11C 700
Patent
active
058620907
ABSTRACT:
A semiconductor memory device includes a cell array having a plurality of memory cells grouped into a plurality of cell blocks and arranged in a matrix form, a plurality of word lines, a plurality of bit lines, bit line sense amplifiers (S/A), a cell block selection circuit, a plurality of data I/O lines, row decoders, a plurality of column selection signal lines, column decoders and a data buffer circuit. The data buffer circuit includes a first precharge circuit, connected to the data I/O lines, for precharging the data I/O lines to the same potential as a precharge potential of the bit lines, a second precharge circuit, connected to the data I/O lines, for precharging the data I/O lines to a potential different from the precharge potential of the bit lines, and selective drive circuit for generating control signals to be supplied to the first and second precharge circuit, and selectively driving the first and second precharge circuits to sense the data read out to the data I/O lines on the basis of the control signals.
REFERENCES:
patent: 4833654 (1989-05-01), Suwa et al.
patent: 5021998 (1991-06-01), Suzuki et al.
patent: 5029137 (1991-07-01), Hoshi
patent: 5036492 (1991-07-01), Runaldue
patent: 5043947 (1991-08-01), Oshima et al.
patent: 5047984 (1991-09-01), Munden
patent: 5047985 (1991-09-01), Miyaji
patent: 5544109 (1996-08-01), Uchida et al.
patent: 5546346 (1996-08-01), Agata et al.
patent: 5659512 (1997-08-01), Koyanagi et al.
patent: 5734619 (1998-03-01), Numata et al.
ISSCC 84; Digest of Technical Papers; pp. 282-283; "An Experimental 1Mb DRAM with On-Chip Voltage Limiter"; Kiyoo Itoh et al; 1984.
Fujii Syuso
Numata Kenji
Kabushiki Kaisha Toshiba
Mai Son
LandOfFree
Semiconductor memory device having cell array divided into a plu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having cell array divided into a plu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having cell array divided into a plu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252043