Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-02-28
2006-02-28
Tran, Mai-Huong (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S521000, C438S524000, C438S528000, C438S529000, C438S697000, C438S199000, C438S400000
Reexamination Certificate
active
07005334
ABSTRACT:
A zero threshold voltage (ZVt) pFET (104) and a method of making the same. The ZVt pFET is made by implanting a p-type substrate (112) with a retrograde n-well (116) so that a pocket (136) of the p-type substrate material remains adjacent the surface of the substrate. This is accomplished using an n-well mask (168) having a pocket-masking region (184) in the aperture (180) corresponding to the ZVt pFET. The n-well may be formed by first creating a ring-shaped precursor n-well (116′) and then annealing the substrate so as to cause the regions of the lower portion (140′) of the precursor n-well to merge with one another to isolate the pocket of p-type substrate material. After the n-well and isolated pocket of p-type substrate material have been formed, remaining structures of the ZVt pFET may be formed, such as a gate insulator (128), gate (132), source (120), and drain (124).
REFERENCES:
patent: 5773863 (1998-06-01), Burr et al.
patent: 5780912 (1998-07-01), Burr et al.
patent: 5985727 (1999-11-01), Burr
patent: 6093951 (2000-07-01), Burr
patent: 6110783 (2000-08-01), Burr
patent: 6121666 (2000-09-01), Burr
patent: 6489224 (2002-12-01), Burr
patent: 6566204 (2003-05-01), Wang et al.
patent: 6583060 (2003-06-01), Trivedi
patent: 6624445 (2003-09-01), Miyanaga et al.
patent: 2003/0203550 (2003-10-01), Lai et al.
patent: 2000150668 (2000-05-01), None
Brown Jeffrey S.
Lam Chung H.
Mann Randy W.
Oppold Jeffery H.
Downs Rachlin & Martin PLLC
Tran Mai-Huong
LandOfFree
Zero threshold voltage pFET and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Zero threshold voltage pFET and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero threshold voltage pFET and method of making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3627388