Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-02-15
2005-02-15
Clark, Jasmine (Department: 2815)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S624000, C438S625000
Reexamination Certificate
active
06855626
ABSTRACT:
A method for producing a wiring board for a semiconductor package having a base substrate with first and second surfaces; a wiring layer including wiring patterns formed on at least one of the first and second surfaces; a plurality of semiconductor element mounting areas formed on the surface of the base substrate on which the wiring layer is formed; and individual patterns as position information formed for the respective semiconductor element mounting areas, the individual patterns having a different shape for each of the respective semiconductor element mounting areas. The individual patterns as position information are formed on peripheral regions of the respective semiconductor element mounting areas.
REFERENCES:
patent: 3760384 (1973-09-01), Krolikowski et al.
patent: 4426773 (1984-01-01), Hargis
patent: 4864722 (1989-09-01), Lazzarini et al.
patent: 5541368 (1996-07-01), Swamy
patent: 5612576 (1997-03-01), Wilson et al.
patent: 5615477 (1997-04-01), Sweitzer
patent: 5710071 (1998-01-01), Beddingfield et al.
patent: 5756380 (1998-05-01), Berg et al.
patent: 5808873 (1998-09-01), Celaya et al.
patent: 5811883 (1998-09-01), Ichikawa et al.
patent: 5841192 (1998-11-01), Exposito
patent: 5990545 (1999-11-01), Schueller et al.
patent: 5990547 (1999-11-01), Sharma et al.
patent: 6002178 (1999-12-01), Lin
patent: RE36773 (2000-07-01), Nomi et al.
patent: 6246015 (2001-06-01), Kim
patent: 6602734 (2003-08-01), Wada et al.
patent: 0948250 (1999-10-01), None
patent: 2343059 (2000-04-01), None
patent: 5-129384 (1993-05-01), None
European Search Report dated Jul. 20, 2004.
Patent Abstracts of Japan, Publication No. 10-215041, Published Aug. 11, 1998.
U.S. Appl. No. 10/179,981, filed Jun. 26, 2002, Sato et al.
Aoki Masayoshi
Oku Akihiro
Sato Yukio
Clark Jasmine
Shinko Electric Industries Co. Ltd.
Staas & Halsey , LLP
LandOfFree
Wiring substrate having position information does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wiring substrate having position information, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring substrate having position information will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3461819