Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2011-03-08
2011-03-08
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
07902866
ABSTRACT:
A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computing reconfiguration of the FPGA at a predetermined location using predetermined module information from the dynamic module library and the reconfiguration request, and generating reconfigurable partial bitstreams; and (d) sending partial bitstreams from the predetermined location to the FPGA to perform the reconfiguration.
REFERENCES:
patent: 7124391 (2006-10-01), Patterson
Early Access Partial Reconfiguration User Guide, UG208 (v1.1) Mar. 6, 2006, www.xilinx.com.
Athanas Peter
Bowen John K.
Dunham Timothy G.
Graf Jonathan
Patterson Cameron
Blank Rome LLP
Le Don P
Virginia Tech Intellectual Properties Inc.
LandOfFree
Wires on demand: run-time communication synthesis for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wires on demand: run-time communication synthesis for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wires on demand: run-time communication synthesis for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2646192