Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2001-06-08
2002-06-11
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S189120, C365S230040, C365S230090
Reexamination Certificate
active
06404682
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for implementing an address compare generally and, more particularly, to a method and/or architecture for implementing a wired AND (or wired OR) address compare.
BACKGROUND OF THE INVENTION
Conventional address compare circuitry uses standard two and three input logic gates to AND two addresses together. Such conventional approaches use silicon area inefficiently and require a large amount of routing, particularly for a large register. The AC power drawn by such conventional circuits is due to the larger gate area switched on each clock cycle.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first register, a second register and a plurality of compare circuits. The first register may be configured to store a plurality of first address bits. The second register may be configured to store a plurality of second address bits. The plurality of compare circuits may each be configured to generate an output signal in response to one of said plurality of first address bits and one of said plurality of second address bits. The output it signals are generally each at either (i) the same logic state or (ii) a don't care state.
The objects, features and advantages of the present invention include providing a method and/or architecture for an address compare circuit that may (i) reduce routing requirements of compare circuits, (ii) provide reduced logic complexity, (iii) reduced die area, (iv) reduce routing and switching gate capacitance, (v) lower current consumption (ICC), and/or (vi) eliminate or reduce DC power consumption.
REFERENCES:
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 4048671 (1977-09-01), Callahan et al.
patent: 5166660 (1992-11-01), Peterson et al.
patent: 5237537 (1993-08-01), Mao
patent: 5402377 (1995-03-01), Ohhata et al.
patent: 5574689 (1996-11-01), Morgan
patent: 5623437 (1997-04-01), Nogle et al.
patent: 5699288 (1997-12-01), Kim et al.
patent: 5732031 (1998-03-01), Morgan
patent: 5745498 (1998-04-01), Adams et al.
patent: 5745708 (1998-04-01), Weppler et al.
patent: 5765194 (1998-06-01), McBride
patent: 5802541 (1998-09-01), Reed
patent: 5802594 (1998-09-01), Wong et al.
patent: 5881076 (1999-03-01), Murray
patent: 5905680 (1999-05-01), Bosshart
patent: 6097645 (2000-08-01), Penney et al.
patent: 6101135 (2000-08-01), Lee
patent: 6118682 (2000-09-01), Martin
patent: 6191982 (2001-02-01), Morgan
Churchill Jonathan F.
Lutley James W.
Maher Kenneth A.
Raftery Neil P.
Cypress Semiconductor Corp.
Dinh Son T.
Maiorana P.C. Christopher P.
LandOfFree
Wired address compare circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wired address compare circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wired address compare circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2947017