Wet etch reduction of gate widths

Details Wet etch reduction of gate widths Wet etch reduction of gate widths

2002-08-16

2003-09-09

Goudreau, G (Department: 1763)

Radiation imagery chemistry: process, composition, or product th

Radiation modifying product or process of making

Radiation mask

C438S725000, C438S704000, C438S717000, C438S750000, C438S734000, C438S723000, C438S719000

Reexamination Certificate

active

06617085

ABSTRACT:

TECHNICAL FIELD
The field of the invention is that of integrated circuit processing in the submicron range.
BACKGROUND OF THE INVENTION
Defining the gate length for a MOSFET integrated circuit involves patterning a layer of material for the gates, usually polycrystalline silicon (poly), as uniformly as possible and usually to as small a dimension as possible, given that the art constantly drives to smaller linewidths.
Some attempts have been made in a hard mask process to define the resist at minimum linewidth and then reduce the resist laterally by a dry etch before etching the hardmask. Other attempts have been made to etch the hard mask and then reduce it laterally before using the hardmask to etch the poly gate layer.
There have been problems with the quality of the edge definition of the hardmask in such approaches.
In addition, there is a geometric problem that applies to circuits including a DRAM array. DRAM cells are very tightly packed, so that when the DRAM gate length is patterned to a dimension that is greater than the final dimension, the rest of the cell must be adjusted to the greater dimension. Then, when the gate length is reduced, there is wasted space in the cell.
The art would benefit from a technique that permitted gates in a DRAM array to be etched to the final dimension and then reduced the gates in the logic regions outside the DRAM array.
SUMMARY OF THE INVENTION
The invention relates to a method of patterning the gate layer on a MOSFET integrated circuit in which the gate stack is first patterned to a gate length appropriate for one portion of the circuit and the remainder of the gates are then reduced in length to a final, smaller, value.
A feature of the invention is the use of a thin layer of silicon to improve the edge definition of the reduced gates in a wet etch.
Another feature of the invention is the use of a wet etch that permits accurate width control.
Another feature of the invention is the reduction of gate lengths uniformly across a circuit.


REFERENCES:
patent: 6207496 (2001-03-01), Kang
patent: 6432787 (2002-08-01), Mandelman et al.
patent: 6482726 (2002-11-01), Aminpur et al.

Affiliated with

Also associated with

Rating

Wet etch reduction of gate widths does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wet etch reduction of gate widths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wet etch reduction of gate widths will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3091778