Well-controlled CMP process for DRAM technology

Details Well-controlled CMP process for DRAM technology Well-controlled CMP process for DRAM technology

1998-12-14

2000-12-12

Le, Vu A.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

H01L 218234, H01L 218244

Patent

active

061597864

ABSTRACT:
A new method of maintaining good control of the dielectric thickness over a top capacitor plate during planarization by CMP by introducing a CMP stop layer under the topmost dielectric layer is described. Semiconductor device structures, including a node contact region, are provided in and on a semiconductor substrate. A bottom plate electrode is formed contacting the node contact region through an opening in a first insulating layer. A capacitor dielectric layer is deposited overlying the bottom plate electrode. A second conducting layer is deposited overlying the capacitor dielectric to form a top plate electrode of the capacitor. A second insulating layer is deposited overlying the second conducting layer. A silicon nitride polish stop layer is deposited overlying the second insulating layer. The polish stop layer, second insulating layer, second conducting layer, and capacitor dielectric layer are patterned to form the DRAM integrated circuit device. A third insulating layer is deposited overlying the first insulating layer and the polish stop layer of the DRAM integrated circuit device. The third insulating layer is planarized by chemical mechanical polishing stopping at the polish stop layer. The polish stop layer protects the top capacitor plate from damage.

REFERENCES:
patent: 5246884 (1993-09-01), Jaso et al.
patent: 5262346 (1993-11-01), Bindal et al.
patent: 5324690 (1994-06-01), Gelatos et al.
patent: 5335138 (1994-08-01), Sandhu et al.
patent: 5362669 (1994-11-01), Boyd et al.
patent: 5385866 (1995-01-01), Bartush
patent: 5440157 (1995-08-01), Imai et al.
patent: 5663108 (1997-09-01), Lin
patent: 5714779 (1998-02-01), Auer et al.
patent: 5717236 (1998-02-01), Shinkawata
patent: 5843830 (1998-12-01), Graettinger et al.

Affiliated with

Also associated with

Rating

Well-controlled CMP process for DRAM technology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Well-controlled CMP process for DRAM technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Well-controlled CMP process for DRAM technology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-216099