Measuring and testing – Surface and cutting edge testing
Reexamination Certificate
2008-04-15
2008-04-15
Larkin, Daniel S. (Department: 2856)
Measuring and testing
Surface and cutting edge testing
C073S488000, C257S678000, C257S704000, C257S773000, C029S595000
Reexamination Certificate
active
07357017
ABSTRACT:
A sensor has a die (with a working portion), a cap coupled with the die to at least partially cover the working portion, and a conductive pathway extending through the cap to the working portion. The pathway provides an electrical interface to the working portion.
REFERENCES:
patent: 5314572 (1994-05-01), Core et al.
patent: 5326726 (1994-07-01), Tsang et al.
patent: 5345824 (1994-09-01), Sherman et al.
patent: 5417111 (1995-05-01), Sherman et al.
patent: 5511428 (1996-04-01), Goldberg et al.
patent: 5540095 (1996-07-01), Sherman et al.
patent: 5610431 (1997-03-01), Martin
patent: 5620931 (1997-04-01), Tsang et al.
patent: 5872496 (1999-02-01), Asada et al.
patent: 6153839 (2000-11-01), Zavracky et al.
patent: 6307169 (2001-10-01), Sun et al.
patent: 6384353 (2002-05-01), Huang et al.
patent: 6429511 (2002-08-01), Ruby et al.
patent: 6448109 (2002-09-01), Karpman
patent: 6452238 (2002-09-01), Orcutt et al.
patent: 6512300 (2003-01-01), Cheever et al.
patent: 6559530 (2003-05-01), Hinzel et al.
patent: 6630725 (2003-10-01), Kuo et al.
patent: 6633079 (2003-10-01), Cheever et al.
patent: 6743656 (2004-06-01), Orcutt et al.
patent: 6753208 (2004-06-01), MacIntyre
patent: 2003/0038327 (2003-02-01), Smith
patent: 2004/0077154 (2004-04-01), Nagarajan et al.
Ando et al.,New Packaging Technology for SAW Device, Corporate Components Development Center, Doc. No. WA1-3, 403-406, 4 pages.
Boustedt et al.,Flip Chip as an Enabler for MEMS Packaging, 2002 Electronic Components and Technology Conference, Apr. 2002, 124-128, 5 pages.
Ok et al.,High Density, High Aspect Ratio Through-Wafer Electrical Interconnect Vias for MEMS Packaging, 2003 IEEE Transactions on Advanced Packaging, vol. 26, No. 3, Doc. No. 1521-3323, Aug. 2003, 302-309, 8 pages.
Ok et al.,Generic, Direct-Chip-Attach MEMS Packaging Design with High Density and Aspect Ratio through-Wafer Electrical Interconnect, 2002 Electronic Components and Technology Conference, Apr. 2002, 232-237, 6 pages.
Park et al.,A Novel-Low-Loss Wafer-Level Packaging of the RF-MEMS Devices, 2002 IEEE, Doc. No. 0-7803-7185, Feb. 2002, 681-684, 4 pages.
Premachandran et al.,A Novel Electrically Conductive Wafer Through Hole Fille Vias Interconnect for 3D MEMS Packaging, May 2003, 627-630, 4 pages.
Seeger et al.,Fabrication challenges for next-generation devices: Microelectromechanical systems for radio-frequency wireless communications, 2003 Society of Photo-Optical Instrumentation Engineers, Jul. 2003,169-177, 9 pages.
ShellBGA, Online <www.shellcase.com/pages/products-shellbga.asp>, Dec. 2, 2002, 2 pages.
Teomim et al,An innovative approach to wafer-level MEMS packaging, Solid State Technology-semiconductor manufacturing and wafer fabrication, Dec. 2, 2002, 1-4, 4 pages.
Ziptronix White Paper,MEMS: Mainstream Process Integration, Ziptronix, 7 pages.
Felton Lawrence E.
Harney Kieran P.
Roberts Carl M.
Analog Devices Inc.
Bromberg & Sunstein LLP
Larkin Daniel S.
LandOfFree
Wafer level capped sensor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer level capped sensor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer level capped sensor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2762110