Voltage regulator for clamping a row voltage of a memory cell

Details Voltage regulator for clamping a row voltage of a memory cell Voltage regulator for clamping a row voltage of a memory cell

1997-05-30

1998-09-29

Dinh, Son T.

Static information storage and retrieval

Read/write circuit

Including signal clamping

36518523, 36518911, 36523006, G11C 700

Patent

active

058154450

ABSTRACT:
A voltage regulator which will clamp the row voltage of a memory cell or array. The voltage regulator will clamp to a value which is greater than the erased threshold voltage of the memory cell and less than the worst case programmed threshold voltage of the memory cell. The voltage regulator uses an unprogrammed memory cell of the memory array for allowing the row voltage outputted by the voltage regulator to be self-tracking over manufacturing process variations and ambient environmental influences. A switching circuit is coupled to the unprogrammed memory cell for clamping the row voltage outputted by said voltage regulator below the programmed threshold voltage level.

REFERENCES:
patent: 5287307 (1994-02-01), Fukuda et al.
patent: 5333122 (1994-07-01), Ninomiya
patent: 5654921 (1997-08-01), Sano

Affiliated with

Also associated with

Rating

Voltage regulator for clamping a row voltage of a memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage regulator for clamping a row voltage of a memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage regulator for clamping a row voltage of a memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692703