Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1986-08-12
1988-02-02
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365230, 340799, 364900, G11C 700
Patent
active
047232269
ABSTRACT:
A video display system employs a memory arrangement for the video data which is sequentially accessed for serial read-out of the bit-mapped video information at a high clock rate, and also randomly accessed in parallel by a microcomputer for generating and updating the information to be displayed. Parallel access to the memory by the microcomputer can occur while the serial video data is being clocked out, so microcomputer I/O and video output conflict only a very minimum amount. Dynamic MOS RAMs with a serial register added provide this dual port memory.
REFERENCES:
patent: 3166739 (1965-01-01), Haynes
patent: 4239993 (1980-12-01), McAlexander, III et al.
patent: 4281401 (1981-07-01), Redwine et al.
patent: 4303986 (1981-12-01), Lans
patent: 4326202 (1982-04-01), Kidode et al.
patent: 4347587 (1982-08-01), Rao
patent: 4412313 (1983-10-01), Ackland et al.
patent: 4541075 (1985-09-01), Dill et al.
Hughes John M.
Laffitte David S.
McDonough Kevin C.
Anderson Rodney M.
Graham John G.
Popek Joseph A.
Texas Instruments Incorporated
LandOfFree
Video display system using serial/parallel access memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video display system using serial/parallel access memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video display system using serial/parallel access memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1638844