Vertical MOSFET and method of manufacturing thereof

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438589, H01L 21336

Patent

active

06133099&

ABSTRACT:
A vertical MOSFET of the present invention comprises a semiconductor wafer having a groove selectively etching in the semiconductor wafer to have substantially vertical side walls. The groove is oxidized using local oxidation of silicon (LOCOS) at 1100.degree. C. or greater to form a LOCOS film on the semiconductor wafer in the groove so that a whole side surface of said semiconductor wafer exposed by the groove is substantially vertical and essentially flat. The LOCOS film in the groove is removed and a thermal insulating film on the semiconductor wafer in the groove. Then a gate electrode made of a conductive film is formed on the thermal insulating film. An interlayer insulating film is formed on the gate electrode and a source electrode is formed in ohmic contact with a source region and a base region. A drain electrode is connected to the opposite side of the semiconductor wafer. As a result, the vertical MOSFET of the present invention has improved on-state resistance, reduced parasitic capacitance and higher breakdown voltage.

REFERENCES:
patent: 5151381 (1992-09-01), Liu et al.
patent: 5399515 (1995-03-01), Davis et al.
patent: 5460985 (1995-10-01), Tokura et al.
patent: 5672524 (1997-09-01), Liu et al.
patent: 5763310 (1998-06-01), Gardner
patent: 5858866 (1999-01-01), Berry et al.
Tokura et al., "The DMOS Consisting of Channel Region Defined by LOCOS (LOCOS-DMOS): A New Process/ . . . MOSFET", 5th International Symposium on Power Semiconductor Devices and ICs, 1993, pp. 135-140.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Vertical MOSFET and method of manufacturing thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical MOSFET and method of manufacturing thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical MOSFET and method of manufacturing thereof will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-467997

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.