Vertical field effect transistor and method

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having junction gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H01L 21265, H01L 2124, H01L 2140

Patent

active

056248601

ABSTRACT:
A vertical field effect transistor (700) and fabrication method with buried gates (704) having gate sidewall crystal orientation the same as the substrate surface and a low index substrate crystal orientation without tilt to a higher index direction. The gate (704) may have modulated doping along the channel (706), and the drain (708) may have a lighter doping level than the channel which may be accomplished by an epitaxial overgrowth of the gates (704) to form the channels (706).

REFERENCES:
patent: 4036672 (1977-07-01), Kobayashi
patent: 4712122 (1987-12-01), Nishizawa et al.
patent: 5116455 (1992-05-01), Daly
patent: 5168070 (1992-12-01), Liith
patent: 5231037 (1993-07-01), Yuan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Vertical field effect transistor and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical field effect transistor and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical field effect transistor and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-705308

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.