Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-09-25
2000-11-28
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710128, 710129, 710120, 710 5, 710 6, G06F 13368
Patent
active
061548014
ABSTRACT:
A verification system and method for verifying operation of an HDL (Hardware Description Language) design of a computer system component are disclosed. The computer system is configured to interface between a first bus and second bus. During verification, a simulated model of the HDL design is coupled to a simulated first bus and a simulated second bus. A designated stimulus is applied to the simulated model through the simulated first bus. A stimulus file stored in the computer system memory is configured to specify the designated stimulus to be applied. In response to the designated stimulus, the simulated model initiates bus cycles on the simulated second bus. A transaction checker is provided in the computer system memory to receive information relating to these bus cycles from said simulated second bus. By employing two different busses--one to apply a stimulus and the other to resolve the bus cycle through transaction checking--an effective decoupling of test stimulus from the checking environment is achieved. Due to decoupling, the test environment can be made more robust, and can be used to generate random responses, remap memory, inject errors into data streams etc.
REFERENCES:
patent: 4715035 (1987-12-01), Boehner
patent: 5408637 (1995-04-01), Shimizu
patent: 5634073 (1997-05-01), Collins et al.
patent: 5649161 (1997-07-01), Andrade et al.
patent: 5715433 (1998-02-01), Raghavan et al.
patent: 5774681 (1998-06-01), Kunishige
patent: 5813038 (1998-09-01), Thome et al.
patent: 5815688 (1998-09-01), Averill
patent: 5905883 (1999-05-01), Kasuya
patent: 5953519 (1999-09-01), Fura
Askar Tahsin
Berndt Paul
Carter Hamilton B.
Ilic Jelena
LaVine Mark
Advanced Micro Devices , Inc.
Auve Glenn A.
Kivlin B. Noel
Phan Raymond N
LandOfFree
Verification strategy using external behavior modeling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verification strategy using external behavior modeling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification strategy using external behavior modeling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735695